From c175dd637f4d9e3ad76143903bfceace315a8f4d Mon Sep 17 00:00:00 2001
From: "Salvador E. Tropea" <salvador@inti.gob.ar>
Date: Sat, 5 Nov 2022 17:58:32 -0300
Subject: [PATCH] [DOCs] Added example for 1 schematic with 2 different PCBs

---
 .../Circuit/1_SCH_2_diff_PCBs.kicad_sch       | 417 +++++++++++++++++
 docs/1_SCH_2_diff_PCBs/PCB_1/.gitignore       |   3 +
 docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pcb  | 354 +++++++++++++++
 docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pro  | 424 ++++++++++++++++++
 docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_sch  |  66 +++
 .../1_SCH_2_diff_PCBs/PCB_1/simple.kibot.yaml |  75 ++++
 docs/1_SCH_2_diff_PCBs/PCB_2/.gitignore       |   3 +
 docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pcb  | 355 +++++++++++++++
 docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pro  | 424 ++++++++++++++++++
 docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_sch  |  61 +++
 .../1_SCH_2_diff_PCBs/PCB_2/simple.kibot.yaml |  75 ++++
 11 files changed, 2257 insertions(+)
 create mode 100644 docs/1_SCH_2_diff_PCBs/Circuit/1_SCH_2_diff_PCBs.kicad_sch
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_1/.gitignore
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pcb
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pro
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_sch
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_1/simple.kibot.yaml
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_2/.gitignore
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pcb
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pro
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_sch
 create mode 100644 docs/1_SCH_2_diff_PCBs/PCB_2/simple.kibot.yaml

diff --git a/docs/1_SCH_2_diff_PCBs/Circuit/1_SCH_2_diff_PCBs.kicad_sch b/docs/1_SCH_2_diff_PCBs/Circuit/1_SCH_2_diff_PCBs.kicad_sch
new file mode 100644
index 00000000..3eabda77
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/Circuit/1_SCH_2_diff_PCBs.kicad_sch
@@ -0,0 +1,417 @@
+(kicad_sch (version 20211123) (generator eeschema)
+
+  (uuid db6e0183-739d-4f48-bacf-478a79670107)
+
+  (paper "A4")
+
+  (lib_symbols
+    (symbol "Connector_Generic:Conn_01x02" (pin_names (offset 1.016) hide) (in_bom yes) (on_board yes)
+      (property "Reference" "J" (id 0) (at 0 2.54 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "Conn_01x02" (id 1) (at 0 -5.08 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (id 2) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (id 3) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "connector" (id 4) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Generic connector, single row, 01x02, script generated (kicad-library-utils/schlib/autogen/connector/)" (id 5) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "Connector*:*_1x??_*" (id 6) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "Conn_01x02_1_1"
+        (rectangle (start -1.27 -2.413) (end 0 -2.667)
+          (stroke (width 0.1524) (type default) (color 0 0 0 0))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 0.127) (end 0 -0.127)
+          (stroke (width 0.1524) (type default) (color 0 0 0 0))
+          (fill (type none))
+        )
+        (rectangle (start -1.27 1.27) (end 1.27 -3.81)
+          (stroke (width 0.254) (type default) (color 0 0 0 0))
+          (fill (type background))
+        )
+        (pin passive line (at -5.08 0 0) (length 3.81)
+          (name "Pin_1" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at -5.08 -2.54 0) (length 3.81)
+          (name "Pin_2" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:C" (pin_numbers hide) (pin_names (offset 0.254)) (in_bom yes) (on_board yes)
+      (property "Reference" "C" (id 0) (at 0.635 2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Value" "C" (id 1) (at 0.635 -2.54 0)
+        (effects (font (size 1.27 1.27)) (justify left))
+      )
+      (property "Footprint" "" (id 2) (at 0.9652 -3.81 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (id 3) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "cap capacitor" (id 4) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Unpolarized capacitor" (id 5) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "C_*" (id 6) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "C_0_1"
+        (polyline
+          (pts
+            (xy -2.032 -0.762)
+            (xy 2.032 -0.762)
+          )
+          (stroke (width 0.508) (type default) (color 0 0 0 0))
+          (fill (type none))
+        )
+        (polyline
+          (pts
+            (xy -2.032 0.762)
+            (xy 2.032 0.762)
+          )
+          (stroke (width 0.508) (type default) (color 0 0 0 0))
+          (fill (type none))
+        )
+      )
+      (symbol "C_1_1"
+        (pin passive line (at 0 3.81 270) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 2.794)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "Device:R" (pin_numbers hide) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "R" (id 0) (at 2.032 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Value" "R" (id 1) (at 0 0 90)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (id 2) (at -1.778 0 90)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "~" (id 3) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "R res resistor" (id 4) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Resistor" (id 5) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_fp_filters" "R_*" (id 6) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "R_0_1"
+        (rectangle (start -1.016 -2.54) (end 1.016 2.54)
+          (stroke (width 0.254) (type default) (color 0 0 0 0))
+          (fill (type none))
+        )
+      )
+      (symbol "R_1_1"
+        (pin passive line (at 0 3.81 270) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+        (pin passive line (at 0 -3.81 90) (length 1.27)
+          (name "~" (effects (font (size 1.27 1.27))))
+          (number "2" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+    (symbol "power:GND" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes)
+      (property "Reference" "#PWR" (id 0) (at 0 -6.35 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Value" "GND" (id 1) (at 0 -3.81 0)
+        (effects (font (size 1.27 1.27)))
+      )
+      (property "Footprint" "" (id 2) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "Datasheet" "" (id 3) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_keywords" "power-flag" (id 4) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (property "ki_description" "Power symbol creates a global label with name \"GND\" , ground" (id 5) (at 0 0 0)
+        (effects (font (size 1.27 1.27)) hide)
+      )
+      (symbol "GND_0_1"
+        (polyline
+          (pts
+            (xy 0 0)
+            (xy 0 -1.27)
+            (xy 1.27 -1.27)
+            (xy 0 -2.54)
+            (xy -1.27 -1.27)
+            (xy 0 -1.27)
+          )
+          (stroke (width 0) (type default) (color 0 0 0 0))
+          (fill (type none))
+        )
+      )
+      (symbol "GND_1_1"
+        (pin power_in line (at 0 0 270) (length 0) hide
+          (name "GND" (effects (font (size 1.27 1.27))))
+          (number "1" (effects (font (size 1.27 1.27))))
+        )
+      )
+    )
+  )
+
+  (junction (at 120.65 88.9) (diameter 0) (color 0 0 0 0)
+    (uuid 84d23a13-37fd-4b07-baef-11aa0b7dd507)
+  )
+  (junction (at 107.95 88.9) (diameter 0) (color 0 0 0 0)
+    (uuid ce473b13-bff3-4ef9-ad5e-af6526db1b46)
+  )
+
+  (wire (pts (xy 107.95 88.9) (xy 110.49 88.9))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid 025ff3ec-76d5-4454-a168-5fe5b7a6d21d)
+  )
+  (wire (pts (xy 118.11 88.9) (xy 120.65 88.9))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid 12abbc7a-4372-48ae-86bb-18df3466fd7d)
+  )
+  (wire (pts (xy 107.95 97.79) (xy 107.95 99.06))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid 1ea1190e-a8b0-4f53-b769-f36fea75f84e)
+  )
+  (wire (pts (xy 120.65 88.9) (xy 120.65 90.17))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid 468633cf-afde-40f9-8e81-62466a972f3b)
+  )
+  (wire (pts (xy 107.95 88.9) (xy 107.95 90.17))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid 5daa6c1d-1d3b-46cd-a875-0ebb11aa82b8)
+  )
+  (wire (pts (xy 127 91.44) (xy 127 99.06))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid 6311b70c-45e4-4eca-8b52-13f5cb29e5ab)
+  )
+  (wire (pts (xy 102.87 88.9) (xy 107.95 88.9))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid b64ea67f-34de-4db6-8d57-5a3f6b5201b7)
+  )
+  (wire (pts (xy 120.65 88.9) (xy 127 88.9))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid bd2b7c5f-6d94-4c94-a660-9a5ba6c7fe09)
+  )
+  (wire (pts (xy 120.65 97.79) (xy 120.65 99.06))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid be05ae15-d3d2-403b-af80-82293fe6df2a)
+  )
+  (wire (pts (xy 102.87 91.44) (xy 102.87 99.06))
+    (stroke (width 0) (type default) (color 0 0 0 0))
+    (uuid de9ac910-b107-4c2e-90e1-a0db054351f8)
+  )
+
+  (symbol (lib_id "Device:C") (at 120.65 93.98 0) (unit 1)
+    (in_bom yes) (on_board yes)
+    (uuid 121f51f7-01c0-4925-9aad-c45a8d3be012)
+    (property "Reference" "C2" (id 0) (at 116.84 96.52 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF" (id 1) (at 114.3 99.06 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm" (id 2) (at 121.6152 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (id 3) (at 120.65 93.98 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid d7cd3291-4003-4bb3-8739-3c89856ac4ee))
+    (pin "2" (uuid 69d26b14-2190-45e9-a15a-0b307ca30036))
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_01x02") (at 132.08 88.9 0) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid 1a0b04d9-cdf4-4256-b39a-932f9cef60f9)
+    (property "Reference" "J2" (id 0) (at 134.112 89.3353 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "Out" (id 1) (at 134.112 91.8722 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical" (id 2) (at 132.08 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (id 3) (at 132.08 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid b8737c61-7d77-4327-bee4-f839f29ffd39))
+    (pin "2" (uuid cc3c9058-de3a-4b18-a03a-8a796d96e30d))
+  )
+
+  (symbol (lib_id "power:GND") (at 107.95 99.06 0) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid 38b32190-5359-4ce2-9950-8af56ad6c6ea)
+    (property "Reference" "#PWR02" (id 0) (at 107.95 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (id 1) (at 107.95 103.5034 0))
+    (property "Footprint" "" (id 2) (at 107.95 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (id 3) (at 107.95 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid dbf39188-5577-4431-8cc4-7d161ab2b02c))
+  )
+
+  (symbol (lib_id "Device:R") (at 114.3 88.9 270) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid 5ff51348-3b0c-4051-ac3f-8bbe52a23b46)
+    (property "Reference" "R1" (id 0) (at 114.3 84.1842 90))
+    (property "Value" "1k" (id 1) (at 114.3 86.7211 90))
+    (property "Footprint" "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal" (id 2) (at 114.3 87.122 90)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (id 3) (at 114.3 88.9 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f391a2d2-4ef5-46cc-8189-53fc202813a7))
+    (pin "2" (uuid c5e78f16-c631-4124-88e1-32a2f79bbbeb))
+  )
+
+  (symbol (lib_id "power:GND") (at 127 99.06 0) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid 66445919-08d5-40d2-8693-b124d7b00e4d)
+    (property "Reference" "#PWR04" (id 0) (at 127 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (id 1) (at 127 103.5034 0))
+    (property "Footprint" "" (id 2) (at 127 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (id 3) (at 127 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid f766eaa4-01e9-4210-89c1-51e95230115d))
+  )
+
+  (symbol (lib_id "power:GND") (at 120.65 99.06 0) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid 8cfa7254-10d0-4510-984f-28b81c11a5ed)
+    (property "Reference" "#PWR03" (id 0) (at 120.65 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (id 1) (at 120.65 103.5034 0))
+    (property "Footprint" "" (id 2) (at 120.65 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (id 3) (at 120.65 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 1ebdb741-f03b-4d4b-aac7-f7757bde8330))
+  )
+
+  (symbol (lib_id "Connector_Generic:Conn_01x02") (at 97.79 91.44 180) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid c00eaf45-c1bf-4fcf-9758-e056d0bcad77)
+    (property "Reference" "J1" (id 0) (at 97.79 83.9302 0))
+    (property "Value" "In" (id 1) (at 97.79 86.4671 0))
+    (property "Footprint" "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical" (id 2) (at 97.79 91.44 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (id 3) (at 97.79 91.44 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 41b381a2-8bdb-486e-ad28-818e1371c92b))
+    (pin "2" (uuid 81cd9e18-c158-4dbb-9a72-bd9f795cf089))
+  )
+
+  (symbol (lib_id "power:GND") (at 102.87 99.06 0) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid d729b803-55e4-4d07-9398-bb2943f6ed7b)
+    (property "Reference" "#PWR01" (id 0) (at 102.87 105.41 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Value" "GND" (id 1) (at 102.87 103.5034 0))
+    (property "Footprint" "" (id 2) (at 102.87 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "" (id 3) (at 102.87 99.06 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid 645c87af-efcc-4919-93cb-24f1ad9946df))
+  )
+
+  (symbol (lib_id "Device:C") (at 107.95 93.98 0) (unit 1)
+    (in_bom yes) (on_board yes) (fields_autoplaced)
+    (uuid e5e3dd91-4c50-4c56-a840-8fe41b627763)
+    (property "Reference" "C1" (id 0) (at 110.871 93.1453 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Value" "100nF" (id 1) (at 110.871 95.6822 0)
+      (effects (font (size 1.27 1.27)) (justify left))
+    )
+    (property "Footprint" "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm" (id 2) (at 108.9152 97.79 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (property "Datasheet" "~" (id 3) (at 107.95 93.98 0)
+      (effects (font (size 1.27 1.27)) hide)
+    )
+    (pin "1" (uuid fef552e9-6a2b-4b7c-b163-96f29efb4bfe))
+    (pin "2" (uuid c9e10136-ee4f-4969-a8a6-ec2da16799a0))
+  )
+
+  (sheet_instances
+    (path "/" (page "1"))
+  )
+
+  (symbol_instances
+    (path "/d729b803-55e4-4d07-9398-bb2943f6ed7b"
+      (reference "#PWR01") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/38b32190-5359-4ce2-9950-8af56ad6c6ea"
+      (reference "#PWR02") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/8cfa7254-10d0-4510-984f-28b81c11a5ed"
+      (reference "#PWR03") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/66445919-08d5-40d2-8693-b124d7b00e4d"
+      (reference "#PWR04") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/e5e3dd91-4c50-4c56-a840-8fe41b627763"
+      (reference "C1") (unit 1) (value "100nF") (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm")
+    )
+    (path "/121f51f7-01c0-4925-9aad-c45a8d3be012"
+      (reference "C2") (unit 1) (value "100nF") (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm")
+    )
+    (path "/c00eaf45-c1bf-4fcf-9758-e056d0bcad77"
+      (reference "J1") (unit 1) (value "In") (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical")
+    )
+    (path "/1a0b04d9-cdf4-4256-b39a-932f9cef60f9"
+      (reference "J2") (unit 1) (value "Out") (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical")
+    )
+    (path "/5ff51348-3b0c-4051-ac3f-8bbe52a23b46"
+      (reference "R1") (unit 1) (value "1k") (footprint "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal")
+    )
+  )
+)
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_1/.gitignore b/docs/1_SCH_2_diff_PCBs/PCB_1/.gitignore
new file mode 100644
index 00000000..ab5599f7
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_1/.gitignore
@@ -0,0 +1,3 @@
+Generated
+fp-info-cache
+*.kicad_prl
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pcb b/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pcb
new file mode 100644
index 00000000..28aa8500
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pcb
@@ -0,0 +1,354 @@
+(kicad_pcb (version 20211014) (generator pcbnew)
+
+  (general
+    (thickness 1.6)
+  )
+
+  (paper "A4")
+  (layers
+    (0 "F.Cu" signal)
+    (31 "B.Cu" signal)
+    (32 "B.Adhes" user "B.Adhesive")
+    (33 "F.Adhes" user "F.Adhesive")
+    (34 "B.Paste" user)
+    (35 "F.Paste" user)
+    (36 "B.SilkS" user "B.Silkscreen")
+    (37 "F.SilkS" user "F.Silkscreen")
+    (38 "B.Mask" user)
+    (39 "F.Mask" user)
+    (40 "Dwgs.User" user "User.Drawings")
+    (41 "Cmts.User" user "User.Comments")
+    (42 "Eco1.User" user "User.Eco1")
+    (43 "Eco2.User" user "User.Eco2")
+    (44 "Edge.Cuts" user)
+    (45 "Margin" user)
+    (46 "B.CrtYd" user "B.Courtyard")
+    (47 "F.CrtYd" user "F.Courtyard")
+    (48 "B.Fab" user)
+    (49 "F.Fab" user)
+    (50 "User.1" user)
+    (51 "User.2" user)
+    (52 "User.3" user)
+    (53 "User.4" user)
+    (54 "User.5" user)
+    (55 "User.6" user)
+    (56 "User.7" user)
+    (57 "User.8" user)
+    (58 "User.9" user)
+  )
+
+  (setup
+    (pad_to_mask_clearance 0)
+    (pcbplotparams
+      (layerselection 0x00010fc_ffffffff)
+      (disableapertmacros false)
+      (usegerberextensions false)
+      (usegerberattributes true)
+      (usegerberadvancedattributes true)
+      (creategerberjobfile true)
+      (svguseinch false)
+      (svgprecision 6)
+      (excludeedgelayer true)
+      (plotframeref false)
+      (viasonmask false)
+      (mode 1)
+      (useauxorigin false)
+      (hpglpennumber 1)
+      (hpglpenspeed 20)
+      (hpglpendiameter 15.000000)
+      (dxfpolygonmode true)
+      (dxfimperialunits true)
+      (dxfusepcbnewfont true)
+      (psnegative false)
+      (psa4output false)
+      (plotreference true)
+      (plotvalue true)
+      (plotinvisibletext false)
+      (sketchpadsonfab false)
+      (subtractmaskfromsilk false)
+      (outputformat 1)
+      (mirror false)
+      (drillshape 1)
+      (scaleselection 1)
+      (outputdirectory "")
+    )
+  )
+
+  (net 0 "")
+  (net 1 "Net-(C1-Pad1)")
+  (net 2 "GND")
+  (net 3 "Net-(C2-Pad1)")
+
+  (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm" (layer "F.Cu")
+    (tedit 5AE50EF0) (tstamp 0bd14c6f-3c3f-4efc-a261-5f4613e96239)
+    (at 121 104 -90)
+    (descr "C, Disc series, Radial, pin pitch=2.50mm, , diameter*width=3.0*1.6mm^2, Capacitor, http://www.vishay.com/docs/45233/krseries.pdf")
+    (tags "C Disc series Radial pin pitch 2.50mm  diameter 3.0mm width 1.6mm Capacitor")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Filter circuit")
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/e5e3dd91-4c50-4c56-a840-8fe41b627763")
+    (attr through_hole)
+    (fp_text reference "C1" (at 1.25 -2.05 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 88dacc8d-a7ca-4c2a-beb9-744d15254d83)
+    )
+    (fp_text value "100nF" (at 1.25 2.05 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 90f1f628-84ea-43f5-bb3e-ccda863b7d94)
+    )
+    (fp_text user "${REFERENCE}" (at 1.25 0 90) (layer "F.Fab")
+      (effects (font (size 0.6 0.6) (thickness 0.09)))
+      (tstamp 0ed2abff-bb01-45c3-9084-5fae61afb694)
+    )
+    (fp_line (start 0.621 -0.92) (end 1.879 -0.92) (layer "F.SilkS") (width 0.12) (tstamp 1b931a0a-edf2-405e-96c8-6cb4e50ffd37))
+    (fp_line (start 0.621 0.92) (end 1.879 0.92) (layer "F.SilkS") (width 0.12) (tstamp 4dba0471-72ae-4807-8b8b-0598284717a5))
+    (fp_line (start -1.05 -1.05) (end -1.05 1.05) (layer "F.CrtYd") (width 0.05) (tstamp 1391027a-cabc-44db-a8f2-3f901f7c1215))
+    (fp_line (start -1.05 1.05) (end 3.55 1.05) (layer "F.CrtYd") (width 0.05) (tstamp 58f1f87c-779b-48e7-943d-ff7116a11710))
+    (fp_line (start 3.55 1.05) (end 3.55 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp 8665f630-ea40-4043-b884-041f62f4134d))
+    (fp_line (start 3.55 -1.05) (end -1.05 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp d034edf2-6503-4dab-9af8-41b3e2e22042))
+    (fp_line (start 2.75 -0.8) (end -0.25 -0.8) (layer "F.Fab") (width 0.1) (tstamp 57b19317-c1f2-4c13-b51f-471afde6803b))
+    (fp_line (start -0.25 0.8) (end 2.75 0.8) (layer "F.Fab") (width 0.1) (tstamp 6c8a9400-c64c-4686-a114-8632fee4e10a))
+    (fp_line (start 2.75 0.8) (end 2.75 -0.8) (layer "F.Fab") (width 0.1) (tstamp 7d673d17-359e-46fc-967f-1e5cdbb49239))
+    (fp_line (start -0.25 -0.8) (end -0.25 0.8) (layer "F.Fab") (width 0.1) (tstamp 8a37347a-daee-4bb8-9929-12e3fda55388))
+    (pad "1" thru_hole circle (at 0 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 1 "Net-(C1-Pad1)") (pintype "passive") (tstamp a95f43ac-6307-461a-94bf-e8e8bd6a4569))
+    (pad "2" thru_hole circle (at 2.5 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 2 "GND") (pintype "passive") (tstamp 35b8ab2f-48ec-4be0-8b7c-ec4bbcf8e347))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/C_Disc_D3.0mm_W1.6mm_P2.50mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical" (layer "F.Cu")
+    (tedit 5EA53D3B) (tstamp 2c438cd8-5935-4d8f-8fd9-e408374bcf20)
+    (at 145 104 -90)
+    (descr "Molex KK-254 Interconnect System, old/engineering part number: AE-6410-02A example for new part number: 22-27-2021, 2 Pins (http://www.molex.com/pdm_docs/sd/022272021_sd.pdf), generated with kicad-footprint-generator")
+    (tags "connector Molex KK-254 vertical")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Filter circuit")
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/1a0b04d9-cdf4-4256-b39a-932f9cef60f9")
+    (attr through_hole)
+    (fp_text reference "J2" (at 1.27 -4.12 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp d6473a8d-4571-40f0-89db-9ca51e2b4a54)
+    )
+    (fp_text value "Out" (at 1.27 4.08 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6220522b-6e3b-4e8d-aa89-8b6e940087c2)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 -2.22 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a46b5a73-47cc-4fa7-a8d8-2306365e8cc3)
+    )
+    (fp_line (start 3.92 2.99) (end 3.92 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 00667517-a4f6-4c08-8cc1-cc5a6d9e04cb))
+    (fp_line (start 1.74 -2.43) (end 3.34 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 025c9da3-7b52-4804-b69f-8a1f6701bf57))
+    (fp_line (start 0 1.99) (end 0.25 1.46) (layer "F.SilkS") (width 0.12) (tstamp 09e24dc3-b8d7-44a9-84ee-81d749b46c3a))
+    (fp_line (start 3.34 -2.43) (end 3.34 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 0dc5856f-6e28-4cae-94f7-68173520be51))
+    (fp_line (start 0 2.99) (end 0 1.99) (layer "F.SilkS") (width 0.12) (tstamp 13520e72-07ec-4567-8199-f81cd825fff4))
+    (fp_line (start -0.8 -3.03) (end -0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 2633df2f-8918-424e-8d1e-81b41f484509))
+    (fp_line (start 3.92 -3.03) (end -1.38 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 3b69a44e-22f3-4cf1-a5a3-8b013580606a))
+    (fp_line (start 2.29 2.99) (end 2.29 1.99) (layer "F.SilkS") (width 0.12) (tstamp 4810a047-234f-491f-9fd3-4f70eca423f6))
+    (fp_line (start 0.8 -2.43) (end 0.8 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 4a18fcdf-a616-4194-8ac3-015847ad4ec3))
+    (fp_line (start 0.25 2.99) (end 0.25 1.99) (layer "F.SilkS") (width 0.12) (tstamp 607cb585-eacc-475b-a5f8-15abab95a2ce))
+    (fp_line (start -1.38 -3.03) (end -1.38 2.99) (layer "F.SilkS") (width 0.12) (tstamp 61e43608-4af3-4b80-82ec-b509f882b2dc))
+    (fp_line (start -1.38 2.99) (end 3.92 2.99) (layer "F.SilkS") (width 0.12) (tstamp 653d2557-1965-4ada-80f0-30bc0280d601))
+    (fp_line (start 0.25 1.46) (end 2.29 1.46) (layer "F.SilkS") (width 0.12) (tstamp 74234bbd-ddc7-4014-b01a-a4be1c1ca824))
+    (fp_line (start 2.54 1.99) (end 2.54 2.99) (layer "F.SilkS") (width 0.12) (tstamp 85590d9f-718b-4774-b42c-a6e2f28eec2a))
+    (fp_line (start -0.8 -2.43) (end 0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 907984e0-5997-455e-84f9-fe8737a6ab31))
+    (fp_line (start -1.67 -2) (end -1.67 2) (layer "F.SilkS") (width 0.12) (tstamp 9d757430-800d-4163-93d7-70ea356ffe57))
+    (fp_line (start 1.74 -3.03) (end 1.74 -2.43) (layer "F.SilkS") (width 0.12) (tstamp abfe29e6-4af2-4918-9fa6-d8015412fffa))
+    (fp_line (start 0 1.99) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp c972631c-1c55-4dea-9ddf-13489659ca8a))
+    (fp_line (start 2.29 1.46) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp d1e878a6-a85e-4298-8818-df0e4df5994a))
+    (fp_line (start -1.77 3.38) (end 4.31 3.38) (layer "F.CrtYd") (width 0.05) (tstamp 438f2092-9ba7-42ae-a9a0-dca1f7f51502))
+    (fp_line (start -1.77 -3.42) (end -1.77 3.38) (layer "F.CrtYd") (width 0.05) (tstamp bc897384-e9df-4052-912c-abf2ae5edef1))
+    (fp_line (start 4.31 -3.42) (end -1.77 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp cf8815bf-97aa-4c07-b7a0-7b1c64cf42e9))
+    (fp_line (start 4.31 3.38) (end 4.31 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp f3e3a73f-a1e5-4b2d-a367-6a4aa1fdd84c))
+    (fp_line (start 3.81 -2.92) (end -1.27 -2.92) (layer "F.Fab") (width 0.1) (tstamp 0e1880f8-a0a3-4b3d-8783-91a25850238b))
+    (fp_line (start 3.81 2.88) (end 3.81 -2.92) (layer "F.Fab") (width 0.1) (tstamp 4447c868-4127-4f9c-8d13-c440bae8d1a1))
+    (fp_line (start -1.27 -0.5) (end -0.562893 0) (layer "F.Fab") (width 0.1) (tstamp 480b08ab-add4-4470-b216-37cf48ccd821))
+    (fp_line (start -1.27 -2.92) (end -1.27 2.88) (layer "F.Fab") (width 0.1) (tstamp c0b30ef4-3640-4bd2-881a-2c110ce81cce))
+    (fp_line (start -1.27 2.88) (end 3.81 2.88) (layer "F.Fab") (width 0.1) (tstamp c97b7863-8511-4942-9ee9-48df3c2a1a1b))
+    (fp_line (start -0.562893 0) (end -1.27 0.5) (layer "F.Fab") (width 0.1) (tstamp fef757a3-fabf-4aa3-bbc7-96824c1132ef))
+    (pad "1" thru_hole roundrect (at 0 0 270) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask) (roundrect_rratio 0.143678)
+      (net 3 "Net-(C2-Pad1)") (pinfunction "Pin_1") (pintype "passive") (tstamp b43a2641-40ed-41f4-858f-8c8d38d7ed02))
+    (pad "2" thru_hole oval (at 2.54 0 270) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask)
+      (net 2 "GND") (pinfunction "Pin_2") (pintype "passive") (tstamp 0a5dee59-d8f1-47c7-8d47-43c4d4ef8102))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_Molex.3dshapes/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical" (layer "F.Cu")
+    (tedit 5EA53D3B) (tstamp 4c86ca82-73e7-400c-9af2-af1348234920)
+    (at 114 107 90)
+    (descr "Molex KK-254 Interconnect System, old/engineering part number: AE-6410-02A example for new part number: 22-27-2021, 2 Pins (http://www.molex.com/pdm_docs/sd/022272021_sd.pdf), generated with kicad-footprint-generator")
+    (tags "connector Molex KK-254 vertical")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Filter circuit")
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/c00eaf45-c1bf-4fcf-9758-e056d0bcad77")
+    (attr through_hole)
+    (fp_text reference "J1" (at 1.27 -4.12 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 93f4dfba-3e9f-4b51-97c3-71478f23dd5e)
+    )
+    (fp_text value "In" (at 1.27 4.08 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e5dfd1ef-3ee6-47ca-883d-028ed85b841c)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 -2.22 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 19da462b-5fcb-4676-8885-cd83437905a7)
+    )
+    (fp_line (start 1.74 -2.43) (end 3.34 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 0d6ca354-6422-4b45-840a-0e54e94b382d))
+    (fp_line (start 3.34 -2.43) (end 3.34 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 0ee47609-2305-4896-9cd1-a6fa3c090b12))
+    (fp_line (start 0.25 2.99) (end 0.25 1.99) (layer "F.SilkS") (width 0.12) (tstamp 2e0696c0-7675-4d48-9cee-4bc80e058eac))
+    (fp_line (start 0.25 1.46) (end 2.29 1.46) (layer "F.SilkS") (width 0.12) (tstamp 39b609c9-f9b6-4bd2-a0b4-68c92eb3b351))
+    (fp_line (start -1.38 2.99) (end 3.92 2.99) (layer "F.SilkS") (width 0.12) (tstamp 4b192523-d107-4255-ac1c-4f678ad76abc))
+    (fp_line (start 1.74 -3.03) (end 1.74 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 5078858e-db5f-4149-a4e6-bff70147a4bd))
+    (fp_line (start -0.8 -3.03) (end -0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 55adf4e3-6020-4a7d-a37f-678d7fa379f7))
+    (fp_line (start 0 2.99) (end 0 1.99) (layer "F.SilkS") (width 0.12) (tstamp 696cede1-e968-461f-ae76-7edad59b9586))
+    (fp_line (start 0 1.99) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp 7ba7fd63-8512-42ba-b583-a862e01804d4))
+    (fp_line (start 3.92 2.99) (end 3.92 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 7dedb5d4-28a4-4b64-ba5f-e7588a7cb657))
+    (fp_line (start -1.67 -2) (end -1.67 2) (layer "F.SilkS") (width 0.12) (tstamp 8d5a68bc-ebc7-4933-b010-0eebba2129bd))
+    (fp_line (start 2.54 1.99) (end 2.54 2.99) (layer "F.SilkS") (width 0.12) (tstamp 9b5144bb-a472-4e1a-b4fe-1962e97efc8c))
+    (fp_line (start 0 1.99) (end 0.25 1.46) (layer "F.SilkS") (width 0.12) (tstamp aeb09480-2856-42ae-b201-855143c7ff74))
+    (fp_line (start -1.38 -3.03) (end -1.38 2.99) (layer "F.SilkS") (width 0.12) (tstamp b8dba3f6-7e48-4c94-bc80-2357703fa456))
+    (fp_line (start 0.8 -2.43) (end 0.8 -3.03) (layer "F.SilkS") (width 0.12) (tstamp c58934c6-9a04-4f82-97e2-108c99a834e0))
+    (fp_line (start 2.29 1.46) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp c66569c7-6ffc-4210-ad4a-c6f318b254e4))
+    (fp_line (start 3.92 -3.03) (end -1.38 -3.03) (layer "F.SilkS") (width 0.12) (tstamp e708ca9f-8470-4477-a2b5-7403707a00d8))
+    (fp_line (start -0.8 -2.43) (end 0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp e9e9b65c-66c2-4233-b166-1d4657909f58))
+    (fp_line (start 2.29 2.99) (end 2.29 1.99) (layer "F.SilkS") (width 0.12) (tstamp f1020dc1-dcc5-4400-bce4-7f5a84bb97a3))
+    (fp_line (start -1.77 3.38) (end 4.31 3.38) (layer "F.CrtYd") (width 0.05) (tstamp 14434f46-56da-4f4b-a1fc-546ca88d2f92))
+    (fp_line (start 4.31 -3.42) (end -1.77 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp b2c96aa7-2ae7-4bbb-a175-fc2ca51617c5))
+    (fp_line (start -1.77 -3.42) (end -1.77 3.38) (layer "F.CrtYd") (width 0.05) (tstamp c62c0b17-43a7-4c9c-b606-7db375b2e7cb))
+    (fp_line (start 4.31 3.38) (end 4.31 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp cc175f48-6959-4328-80b6-babe14748baf))
+    (fp_line (start -0.562893 0) (end -1.27 0.5) (layer "F.Fab") (width 0.1) (tstamp 06b01859-bdc7-4f49-945c-da96c00dff6f))
+    (fp_line (start 3.81 2.88) (end 3.81 -2.92) (layer "F.Fab") (width 0.1) (tstamp 17600569-2ed6-405d-9acb-ef78b21e28b8))
+    (fp_line (start -1.27 2.88) (end 3.81 2.88) (layer "F.Fab") (width 0.1) (tstamp 1d7949b6-9227-48d4-8f80-97b9fc8141fa))
+    (fp_line (start -1.27 -2.92) (end -1.27 2.88) (layer "F.Fab") (width 0.1) (tstamp b2b981c7-2605-47bc-a261-86b0e51df524))
+    (fp_line (start 3.81 -2.92) (end -1.27 -2.92) (layer "F.Fab") (width 0.1) (tstamp be695824-2e83-4a03-a25d-72407410ff72))
+    (fp_line (start -1.27 -0.5) (end -0.562893 0) (layer "F.Fab") (width 0.1) (tstamp f1857287-b033-4999-b3fb-bcc966f0193b))
+    (pad "1" thru_hole roundrect (at 0 0 90) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask) (roundrect_rratio 0.143678)
+      (net 2 "GND") (pinfunction "Pin_1") (pintype "passive") (tstamp a4b36159-b451-4538-924d-0e2740718222))
+    (pad "2" thru_hole oval (at 2.54 0 90) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask)
+      (net 1 "Net-(C1-Pad1)") (pinfunction "Pin_2") (pintype "passive") (tstamp 5daa9dd3-44c1-4aae-9544-ab4418adb818))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_Molex.3dshapes/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal" (layer "F.Cu")
+    (tedit 5AE5139B) (tstamp 9bdda352-924d-49b6-95aa-675326de7791)
+    (at 133 106 180)
+    (descr "Resistor, Axial_DIN0207 series, Axial, Horizontal, pin pitch=7.62mm, 0.25W = 1/4W, length*diameter=6.3*2.5mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+    (tags "Resistor Axial_DIN0207 series Axial Horizontal pin pitch 7.62mm 0.25W = 1/4W length 6.3mm diameter 2.5mm")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Filter circuit")
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/5ff51348-3b0c-4051-ac3f-8bbe52a23b46")
+    (attr through_hole)
+    (fp_text reference "R1" (at 3.81 -2.37) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 7ce280cf-8c94-41a6-ab9c-2517ccfb0c71)
+    )
+    (fp_text value "1k" (at 3.81 2.37) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp e52aa082-1872-4bce-8742-b0a87c32518f)
+    )
+    (fp_text user "${REFERENCE}" (at 3.81 0) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 1af447e6-7b2f-4183-b9b0-ee963151ab15)
+    )
+    (fp_line (start 7.08 1.37) (end 7.08 1.04) (layer "F.SilkS") (width 0.12) (tstamp 12d75bfe-a516-4b83-a151-8f5b17f254ee))
+    (fp_line (start 0.54 1.37) (end 7.08 1.37) (layer "F.SilkS") (width 0.12) (tstamp 1f202aff-705b-4eb0-9ce2-c3d28456b93b))
+    (fp_line (start 0.54 -1.37) (end 7.08 -1.37) (layer "F.SilkS") (width 0.12) (tstamp 47a4c57d-5e0a-4f17-a4a0-30c0d09c8947))
+    (fp_line (start 0.54 1.04) (end 0.54 1.37) (layer "F.SilkS") (width 0.12) (tstamp 4ae5ff02-0dd6-4483-aecf-120f3f7e2fba))
+    (fp_line (start 0.54 -1.04) (end 0.54 -1.37) (layer "F.SilkS") (width 0.12) (tstamp e7cd4de3-9fa4-43d4-9c6a-467dd748b7c0))
+    (fp_line (start 7.08 -1.37) (end 7.08 -1.04) (layer "F.SilkS") (width 0.12) (tstamp fe17ba14-3c0a-4f05-a203-422d14481be5))
+    (fp_line (start 8.67 1.5) (end 8.67 -1.5) (layer "F.CrtYd") (width 0.05) (tstamp 318318cd-23ad-4f65-b363-7e05d4e8f676))
+    (fp_line (start -1.05 -1.5) (end -1.05 1.5) (layer "F.CrtYd") (width 0.05) (tstamp 353cf4fb-691f-401e-96ae-51d3345cfda6))
+    (fp_line (start -1.05 1.5) (end 8.67 1.5) (layer "F.CrtYd") (width 0.05) (tstamp 3ad98a63-5f21-4250-ae0d-f947137955df))
+    (fp_line (start 8.67 -1.5) (end -1.05 -1.5) (layer "F.CrtYd") (width 0.05) (tstamp e6151624-e9da-4f61-a9ae-6d508f77bd34))
+    (fp_line (start 6.96 -1.25) (end 0.66 -1.25) (layer "F.Fab") (width 0.1) (tstamp 30b2f8a2-e55e-487e-b213-26c6c7f0c018))
+    (fp_line (start 0 0) (end 0.66 0) (layer "F.Fab") (width 0.1) (tstamp 312fd1d0-b052-4a55-ad0b-110ea836377f))
+    (fp_line (start 7.62 0) (end 6.96 0) (layer "F.Fab") (width 0.1) (tstamp 654ca737-c7d1-4d55-82a3-7cb61a71fa28))
+    (fp_line (start 0.66 1.25) (end 6.96 1.25) (layer "F.Fab") (width 0.1) (tstamp 8224fa90-e332-4dab-a37c-d5c6dc55bde8))
+    (fp_line (start 0.66 -1.25) (end 0.66 1.25) (layer "F.Fab") (width 0.1) (tstamp b0067d5d-bcc9-4261-9510-cf96e9a20c2a))
+    (fp_line (start 6.96 1.25) (end 6.96 -1.25) (layer "F.Fab") (width 0.1) (tstamp eed007ce-1efc-4801-9c5b-64f2c9a802aa))
+    (pad "1" thru_hole circle (at 0 0 180) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 3 "Net-(C2-Pad1)") (pintype "passive") (tstamp 5ff29e5f-dffe-4c85-b692-fcc98737cc57))
+    (pad "2" thru_hole oval (at 7.62 0 180) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 1 "Net-(C1-Pad1)") (pintype "passive") (tstamp 06d6c70e-9d31-489e-b8d0-865d3c321239))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_THT.3dshapes/R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm" (layer "F.Cu")
+    (tedit 5AE50EF0) (tstamp c76f41ff-f0d9-44cc-ad92-c75f5f0ef9ca)
+    (at 137 104 -90)
+    (descr "C, Disc series, Radial, pin pitch=2.50mm, , diameter*width=3.0*1.6mm^2, Capacitor, http://www.vishay.com/docs/45233/krseries.pdf")
+    (tags "C Disc series Radial pin pitch 2.50mm  diameter 3.0mm width 1.6mm Capacitor")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Filter circuit")
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/121f51f7-01c0-4925-9aad-c45a8d3be012")
+    (attr through_hole)
+    (fp_text reference "C2" (at 1.25 -2.05 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 19ec8aeb-ef44-457e-a9f9-a01495a14f96)
+    )
+    (fp_text value "100nF" (at 1.25 2.05 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp bbe86728-e377-4410-80c7-244205872ffd)
+    )
+    (fp_text user "${REFERENCE}" (at 1.25 0 90) (layer "F.Fab")
+      (effects (font (size 0.6 0.6) (thickness 0.09)))
+      (tstamp d569b74c-8905-4b07-b48e-1e22f77c9f03)
+    )
+    (fp_line (start 0.621 0.92) (end 1.879 0.92) (layer "F.SilkS") (width 0.12) (tstamp 90220b73-179a-4d9d-8e53-a7fc7aa4d590))
+    (fp_line (start 0.621 -0.92) (end 1.879 -0.92) (layer "F.SilkS") (width 0.12) (tstamp be2b0215-3268-4672-bc02-a95e8ccde404))
+    (fp_line (start -1.05 -1.05) (end -1.05 1.05) (layer "F.CrtYd") (width 0.05) (tstamp 33948e30-82aa-4a1c-9471-fc81d7120635))
+    (fp_line (start 3.55 -1.05) (end -1.05 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp 3c49cc04-c6a1-4c9e-a6a3-c5ee78a114eb))
+    (fp_line (start 3.55 1.05) (end 3.55 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp a7a2d0df-0e81-4749-879c-071052a7899e))
+    (fp_line (start -1.05 1.05) (end 3.55 1.05) (layer "F.CrtYd") (width 0.05) (tstamp c3192c48-1490-44a5-a4e5-835264acce77))
+    (fp_line (start 2.75 -0.8) (end -0.25 -0.8) (layer "F.Fab") (width 0.1) (tstamp 41eac295-134e-420c-abf6-966fcdee88f4))
+    (fp_line (start -0.25 -0.8) (end -0.25 0.8) (layer "F.Fab") (width 0.1) (tstamp 6d1e0b11-b0bc-467c-9d16-c3c0e87f421f))
+    (fp_line (start -0.25 0.8) (end 2.75 0.8) (layer "F.Fab") (width 0.1) (tstamp 9ee9b2bb-7b47-4607-8cd7-59615ab86c91))
+    (fp_line (start 2.75 0.8) (end 2.75 -0.8) (layer "F.Fab") (width 0.1) (tstamp c00c8b4b-7daf-4e4a-ad53-9e1ec3b2844c))
+    (pad "1" thru_hole circle (at 0 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 3 "Net-(C2-Pad1)") (pintype "passive") (tstamp 9595ef38-b28c-4a87-aaf1-8084b2aec0c3))
+    (pad "2" thru_hole circle (at 2.5 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 2 "GND") (pintype "passive") (tstamp 87b74f10-9784-4677-8201-4cfa0ed504ab))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/C_Disc_D3.0mm_W1.6mm_P2.50mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (gr_circle (center 130 105) (end 110 110) (layer "Edge.Cuts") (width 0.1) (fill none) (tstamp e462d35a-1b64-4730-8086-92c7107a0baa))
+
+  (segment (start 120.54 104.46) (end 121 104) (width 1) (layer "B.Cu") (net 1) (tstamp 0ce2754e-1fd1-4b5c-b87d-4d58e55e2d02))
+  (segment (start 114 104.46) (end 120.54 104.46) (width 1) (layer "B.Cu") (net 1) (tstamp 472c35a5-add2-4522-ade1-587e0d34d6da))
+  (segment (start 121 104) (end 123.38 104) (width 1) (layer "B.Cu") (net 1) (tstamp 487f5dc4-9e5c-4c15-a593-729f32fa92a1))
+  (segment (start 123.38 104) (end 125.38 106) (width 1) (layer "B.Cu") (net 1) (tstamp 9d3c1405-1198-4b10-8a03-8f6a4294cc89))
+  (segment (start 144.96 106.5) (end 145 106.54) (width 0.25) (layer "B.Cu") (net 2) (tstamp 2de69564-895b-40d4-9edc-46b9e4a34510))
+  (segment (start 137 106.5) (end 144.96 106.5) (width 1) (layer "B.Cu") (net 2) (tstamp 2e434583-6316-42ac-b917-1b8164f5567d))
+  (segment (start 114 107) (end 114.5 106.5) (width 0.25) (layer "B.Cu") (net 2) (tstamp 53752922-57f5-41a3-b38f-848d01e5041c))
+  (segment (start 114.5 106.5) (end 121 106.5) (width 1) (layer "B.Cu") (net 2) (tstamp 62bada69-db32-4f82-bb1b-d66298b8fd73))
+  (segment (start 121 106.5) (end 124 109) (width 1) (layer "B.Cu") (net 2) (tstamp f56f0793-a432-40c7-a8e2-39ec5b8b1577))
+  (arc (start 134 109) (mid 135.75 108.05) (end 137 106.5) (width 1) (layer "B.Cu") (net 2) (tstamp 28a0a968-e154-4150-8e46-2ab9b35a8bc6))
+  (arc (start 124 109) (mid 129 110) (end 134 109) (width 1) (layer "B.Cu") (net 2) (tstamp f3daa44c-85f6-41b4-9b72-d16d2e7eba4e))
+  (segment (start 133 106) (end 135 104) (width 1) (layer "B.Cu") (net 3) (tstamp 55f4c34f-0871-4c3f-ba66-4f40ad15708d))
+  (segment (start 135 104) (end 136 104) (width 1) (layer "B.Cu") (net 3) (tstamp 934c9b71-7393-4342-a6ad-81b3c67039a0))
+  (segment (start 136 104) (end 137 104) (width 0.25) (layer "B.Cu") (net 3) (tstamp 98e3ff23-5637-4255-a8b3-f1c1996ccbf1))
+  (segment (start 136 104) (end 145 104) (width 1) (layer "B.Cu") (net 3) (tstamp a8ce6898-5db4-453a-b657-a905fb9eaf4f))
+
+)
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pro b/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pro
new file mode 100644
index 00000000..20e73956
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_pro
@@ -0,0 +1,424 @@
+{
+  "board": {
+    "design_settings": {
+      "defaults": {
+        "board_outline_line_width": 0.09999999999999999,
+        "copper_line_width": 0.19999999999999998,
+        "copper_text_italic": false,
+        "copper_text_size_h": 1.5,
+        "copper_text_size_v": 1.5,
+        "copper_text_thickness": 0.3,
+        "copper_text_upright": false,
+        "courtyard_line_width": 0.049999999999999996,
+        "dimension_precision": 4,
+        "dimension_units": 3,
+        "dimensions": {
+          "arrow_length": 1270000,
+          "extension_offset": 500000,
+          "keep_text_aligned": true,
+          "suppress_zeroes": false,
+          "text_position": 0,
+          "units_format": 1
+        },
+        "fab_line_width": 0.09999999999999999,
+        "fab_text_italic": false,
+        "fab_text_size_h": 1.0,
+        "fab_text_size_v": 1.0,
+        "fab_text_thickness": 0.15,
+        "fab_text_upright": false,
+        "other_line_width": 0.15,
+        "other_text_italic": false,
+        "other_text_size_h": 1.0,
+        "other_text_size_v": 1.0,
+        "other_text_thickness": 0.15,
+        "other_text_upright": false,
+        "pads": {
+          "drill": 0.762,
+          "height": 1.524,
+          "width": 1.524
+        },
+        "silk_line_width": 0.15,
+        "silk_text_italic": false,
+        "silk_text_size_h": 1.0,
+        "silk_text_size_v": 1.0,
+        "silk_text_thickness": 0.15,
+        "silk_text_upright": false,
+        "zones": {
+          "45_degree_only": false,
+          "min_clearance": 0.508
+        }
+      },
+      "diff_pair_dimensions": [],
+      "drc_exclusions": [],
+      "meta": {
+        "version": 2
+      },
+      "rule_severities": {
+        "annular_width": "error",
+        "clearance": "error",
+        "copper_edge_clearance": "error",
+        "courtyards_overlap": "error",
+        "diff_pair_gap_out_of_range": "error",
+        "diff_pair_uncoupled_length_too_long": "error",
+        "drill_out_of_range": "error",
+        "duplicate_footprints": "warning",
+        "extra_footprint": "warning",
+        "footprint_type_mismatch": "error",
+        "hole_clearance": "error",
+        "hole_near_hole": "error",
+        "invalid_outline": "error",
+        "item_on_disabled_layer": "error",
+        "items_not_allowed": "error",
+        "length_out_of_range": "error",
+        "malformed_courtyard": "error",
+        "microvia_drill_out_of_range": "error",
+        "missing_courtyard": "ignore",
+        "missing_footprint": "warning",
+        "net_conflict": "warning",
+        "npth_inside_courtyard": "ignore",
+        "padstack": "error",
+        "pth_inside_courtyard": "ignore",
+        "shorting_items": "error",
+        "silk_over_copper": "warning",
+        "silk_overlap": "warning",
+        "skew_out_of_range": "error",
+        "through_hole_pad_without_hole": "error",
+        "too_many_vias": "error",
+        "track_dangling": "warning",
+        "track_width": "error",
+        "tracks_crossing": "error",
+        "unconnected_items": "error",
+        "unresolved_variable": "error",
+        "via_dangling": "warning",
+        "zone_has_empty_net": "error",
+        "zones_intersect": "error"
+      },
+      "rules": {
+        "allow_blind_buried_vias": false,
+        "allow_microvias": false,
+        "max_error": 0.005,
+        "min_clearance": 0.0,
+        "min_copper_edge_clearance": 0.0,
+        "min_hole_clearance": 0.25,
+        "min_hole_to_hole": 0.25,
+        "min_microvia_diameter": 0.19999999999999998,
+        "min_microvia_drill": 0.09999999999999999,
+        "min_silk_clearance": 0.0,
+        "min_through_hole_diameter": 0.3,
+        "min_track_width": 0.19999999999999998,
+        "min_via_annular_width": 0.049999999999999996,
+        "min_via_diameter": 0.39999999999999997,
+        "solder_mask_clearance": 0.0,
+        "solder_mask_min_width": 0.0,
+        "use_height_for_length_calcs": true
+      },
+      "track_widths": [],
+      "via_dimensions": [],
+      "zones_allow_external_fillets": false,
+      "zones_use_no_outline": true
+    },
+    "layer_presets": []
+  },
+  "boards": [],
+  "cvpcb": {
+    "equivalence_files": []
+  },
+  "erc": {
+    "erc_exclusions": [],
+    "meta": {
+      "version": 0
+    },
+    "pin_map": [
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        1,
+        0,
+        1,
+        2
+      ],
+      [
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        1,
+        1,
+        2,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        1,
+        1,
+        1,
+        1,
+        1,
+        0,
+        1,
+        1,
+        1,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        2,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2
+      ]
+    ],
+    "rule_severities": {
+      "bus_definition_conflict": "error",
+      "bus_entry_needed": "error",
+      "bus_label_syntax": "error",
+      "bus_to_bus_conflict": "error",
+      "bus_to_net_conflict": "error",
+      "different_unit_footprint": "error",
+      "different_unit_net": "error",
+      "duplicate_reference": "error",
+      "duplicate_sheet_names": "error",
+      "extra_units": "error",
+      "global_label_dangling": "warning",
+      "hier_label_mismatch": "error",
+      "label_dangling": "error",
+      "lib_symbol_issues": "warning",
+      "multiple_net_names": "warning",
+      "net_not_bus_member": "warning",
+      "no_connect_connected": "warning",
+      "no_connect_dangling": "warning",
+      "pin_not_connected": "error",
+      "pin_not_driven": "error",
+      "pin_to_pin": "warning",
+      "power_pin_not_driven": "error",
+      "similar_labels": "warning",
+      "unannotated": "error",
+      "unit_value_mismatch": "error",
+      "unresolved_variable": "error",
+      "wire_dangling": "error"
+    }
+  },
+  "libraries": {
+    "pinned_footprint_libs": [],
+    "pinned_symbol_libs": []
+  },
+  "meta": {
+    "filename": "PCB_1.kicad_pro",
+    "version": 1
+  },
+  "net_settings": {
+    "classes": [
+      {
+        "bus_width": 12.0,
+        "clearance": 0.2,
+        "diff_pair_gap": 0.25,
+        "diff_pair_via_gap": 0.25,
+        "diff_pair_width": 0.2,
+        "line_style": 0,
+        "microvia_diameter": 0.3,
+        "microvia_drill": 0.1,
+        "name": "Default",
+        "pcb_color": "rgba(0, 0, 0, 0.000)",
+        "schematic_color": "rgba(0, 0, 0, 0.000)",
+        "track_width": 0.25,
+        "via_diameter": 0.8,
+        "via_drill": 0.4,
+        "wire_width": 6.0
+      }
+    ],
+    "meta": {
+      "version": 2
+    },
+    "net_colors": null
+  },
+  "pcbnew": {
+    "last_paths": {
+      "gencad": "",
+      "idf": "",
+      "netlist": "",
+      "specctra_dsn": "",
+      "step": "",
+      "vrml": ""
+    },
+    "page_layout_descr_file": ""
+  },
+  "schematic": {
+    "annotate_start_num": 0,
+    "drawing": {
+      "default_line_thickness": 6.0,
+      "default_text_size": 50.0,
+      "field_names": [],
+      "intersheets_ref_own_page": false,
+      "intersheets_ref_prefix": "",
+      "intersheets_ref_short": false,
+      "intersheets_ref_show": false,
+      "intersheets_ref_suffix": "",
+      "junction_size_choice": 3,
+      "label_size_ratio": 0.375,
+      "pin_symbol_size": 25.0,
+      "text_offset_ratio": 0.15
+    },
+    "legacy_lib_dir": "",
+    "legacy_lib_list": [],
+    "meta": {
+      "version": 1
+    },
+    "net_format_name": "",
+    "ngspice": {
+      "fix_include_paths": true,
+      "fix_passive_vals": false,
+      "meta": {
+        "version": 0
+      },
+      "model_mode": 0,
+      "workbook_filename": ""
+    },
+    "page_layout_descr_file": "",
+    "plot_directory": "",
+    "spice_adjust_passive_values": false,
+    "spice_external_command": "spice \"%I\"",
+    "subpart_first_id": 65,
+    "subpart_id_separator": 0
+  },
+  "sheets": [
+    [
+      "3d5f188c-1175-4020-9c48-ba0db0283184",
+      ""
+    ],
+    [
+      "77d5b6d2-5833-4084-b955-4eb239724e2d",
+      "Filter circuit"
+    ]
+  ],
+  "text_variables": {}
+}
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_sch b/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_sch
new file mode 100644
index 00000000..80d4c1aa
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_1/PCB_1.kicad_sch
@@ -0,0 +1,66 @@
+(kicad_sch (version 20211123) (generator eeschema)
+
+  (uuid 3d5f188c-1175-4020-9c48-ba0db0283184)
+
+  (paper "A4")
+
+  (title_block
+    (title "Round PCB (PCB 1)")
+  )
+
+  (lib_symbols
+  )
+
+
+  (text "This is the schematic for the round PCB\n(PCB_1)" (at 101.6 71.12 0)
+    (effects (font (size 1.27 1.27)) (justify left bottom))
+    (uuid 19ba369e-2210-4c1a-aae0-0ae5c1ab8437)
+  )
+
+  (sheet (at 101.6 76.2) (size 38.1 25.4) (fields_autoplaced)
+    (stroke (width 0.1524) (type solid) (color 0 0 0 0))
+    (fill (color 0 0 0 0.0000))
+    (uuid 77d5b6d2-5833-4084-b955-4eb239724e2d)
+    (property "Sheet name" "Filter circuit" (id 0) (at 101.6 75.4884 0)
+      (effects (font (size 1.27 1.27)) (justify left bottom))
+    )
+    (property "Sheet file" "../Circuit/1_SCH_2_diff_PCBs.kicad_sch" (id 1) (at 101.6 102.1846 0)
+      (effects (font (size 1.27 1.27)) (justify left top))
+    )
+  )
+
+  (sheet_instances
+    (path "/" (page "1"))
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d" (page "2"))
+  )
+
+  (symbol_instances
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/d729b803-55e4-4d07-9398-bb2943f6ed7b"
+      (reference "#PWR01") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/38b32190-5359-4ce2-9950-8af56ad6c6ea"
+      (reference "#PWR02") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/8cfa7254-10d0-4510-984f-28b81c11a5ed"
+      (reference "#PWR03") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/66445919-08d5-40d2-8693-b124d7b00e4d"
+      (reference "#PWR04") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/e5e3dd91-4c50-4c56-a840-8fe41b627763"
+      (reference "C1") (unit 1) (value "100nF") (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/121f51f7-01c0-4925-9aad-c45a8d3be012"
+      (reference "C2") (unit 1) (value "100nF") (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/c00eaf45-c1bf-4fcf-9758-e056d0bcad77"
+      (reference "J1") (unit 1) (value "In") (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/1a0b04d9-cdf4-4256-b39a-932f9cef60f9"
+      (reference "J2") (unit 1) (value "Out") (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical")
+    )
+    (path "/77d5b6d2-5833-4084-b955-4eb239724e2d/5ff51348-3b0c-4051-ac3f-8bbe52a23b46"
+      (reference "R1") (unit 1) (value "1k") (footprint "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal")
+    )
+  )
+)
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_1/simple.kibot.yaml b/docs/1_SCH_2_diff_PCBs/PCB_1/simple.kibot.yaml
new file mode 100644
index 00000000..fcebf8d9
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_1/simple.kibot.yaml
@@ -0,0 +1,75 @@
+# Example KiBot config file
+kibot:
+  version: 1
+
+outputs:
+  - name: "base"
+    dir: Generated
+    type: render_3d
+    run_by_default: false
+    options:
+      ray_tracing: true
+      width: 2000
+      height: 1000
+
+  - name: "top"
+    comment: "Top view"
+    dir: Generated
+    type: render_3d
+    extends: "base"
+    options:
+      rotate_x: 3
+      rotate_z: -2
+
+  - name: "bottom"
+    comment: "Bottom view"
+    dir: Generated
+    type: render_3d
+    extends: "top"
+    options:
+      width: 1920
+      view: "bottom"
+
+  - name: 'print_sch'
+    comment: "Print schematic (PDF)"
+    dir: Generated
+    type: pdf_sch_print
+    options:
+      output: Schematic.pdf
+
+  - name: 'print_top_bot'
+    comment: "Print Top and Bottom layers"
+    type: pcb_print
+    dir: Generated
+    options:
+      format: 'PDF'
+      pages:
+        - scaling: 2.0
+          sheet: Front
+          layers:
+            - layer: Edge.Cuts
+            - layer: F.Cu
+            - layer: F.Mask
+              color: '#14332440'
+            - layer: F.Paste
+            - layer: F.SilkS
+            - layer: F.Fab
+              plot_footprint_refs: false
+              plot_footprint_values: false
+            - layer: Dwgs.User
+        - mirror: true
+          scaling: 2.0
+          layers:
+            - layer: B.Fab
+              color: "#000080"
+            - layer: Edge.Cuts
+              color: "#FF8000"
+            - layer: B.SilkS
+              color: "#626262"
+            - layer: B.Paste
+              color: "#FF8A8A"
+            - layer: B.Cu
+              color: "#B3FFB3"
+            - layer: B.Mask
+              color: '#14332480'
+            - layer: Dwgs.User
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_2/.gitignore b/docs/1_SCH_2_diff_PCBs/PCB_2/.gitignore
new file mode 100644
index 00000000..ab5599f7
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_2/.gitignore
@@ -0,0 +1,3 @@
+Generated
+fp-info-cache
+*.kicad_prl
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pcb b/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pcb
new file mode 100644
index 00000000..13998b78
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pcb
@@ -0,0 +1,355 @@
+(kicad_pcb (version 20211014) (generator pcbnew)
+
+  (general
+    (thickness 1.6)
+  )
+
+  (paper "A4")
+  (layers
+    (0 "F.Cu" signal)
+    (31 "B.Cu" signal)
+    (32 "B.Adhes" user "B.Adhesive")
+    (33 "F.Adhes" user "F.Adhesive")
+    (34 "B.Paste" user)
+    (35 "F.Paste" user)
+    (36 "B.SilkS" user "B.Silkscreen")
+    (37 "F.SilkS" user "F.Silkscreen")
+    (38 "B.Mask" user)
+    (39 "F.Mask" user)
+    (40 "Dwgs.User" user "User.Drawings")
+    (41 "Cmts.User" user "User.Comments")
+    (42 "Eco1.User" user "User.Eco1")
+    (43 "Eco2.User" user "User.Eco2")
+    (44 "Edge.Cuts" user)
+    (45 "Margin" user)
+    (46 "B.CrtYd" user "B.Courtyard")
+    (47 "F.CrtYd" user "F.Courtyard")
+    (48 "B.Fab" user)
+    (49 "F.Fab" user)
+    (50 "User.1" user)
+    (51 "User.2" user)
+    (52 "User.3" user)
+    (53 "User.4" user)
+    (54 "User.5" user)
+    (55 "User.6" user)
+    (56 "User.7" user)
+    (57 "User.8" user)
+    (58 "User.9" user)
+  )
+
+  (setup
+    (pad_to_mask_clearance 0)
+    (pcbplotparams
+      (layerselection 0x00010fc_ffffffff)
+      (disableapertmacros false)
+      (usegerberextensions false)
+      (usegerberattributes true)
+      (usegerberadvancedattributes true)
+      (creategerberjobfile true)
+      (svguseinch false)
+      (svgprecision 6)
+      (excludeedgelayer true)
+      (plotframeref false)
+      (viasonmask false)
+      (mode 1)
+      (useauxorigin false)
+      (hpglpennumber 1)
+      (hpglpenspeed 20)
+      (hpglpendiameter 15.000000)
+      (dxfpolygonmode true)
+      (dxfimperialunits true)
+      (dxfusepcbnewfont true)
+      (psnegative false)
+      (psa4output false)
+      (plotreference true)
+      (plotvalue true)
+      (plotinvisibletext false)
+      (sketchpadsonfab false)
+      (subtractmaskfromsilk false)
+      (outputformat 1)
+      (mirror false)
+      (drillshape 1)
+      (scaleselection 1)
+      (outputdirectory "")
+    )
+  )
+
+  (net 0 "")
+  (net 1 "Net-(C1-Pad1)")
+  (net 2 "GND")
+  (net 3 "Net-(C2-Pad1)")
+
+  (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm" (layer "F.Cu")
+    (tedit 5AE50EF0) (tstamp 41b35754-3436-421e-8e97-e439c06d466b)
+    (at 113 80 90)
+    (descr "C, Disc series, Radial, pin pitch=2.50mm, , diameter*width=3.0*1.6mm^2, Capacitor, http://www.vishay.com/docs/45233/krseries.pdf")
+    (tags "C Disc series Radial pin pitch 2.50mm  diameter 3.0mm width 1.6mm Capacitor")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Rectangular PCB")
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/e5e3dd91-4c50-4c56-a840-8fe41b627763")
+    (attr through_hole)
+    (fp_text reference "C1" (at 1.25 -2.05 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 08c2dbd0-b20e-427f-850b-d26a49b96708)
+    )
+    (fp_text value "100nF" (at 1.25 2.05 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a452f3a2-f96f-4470-8848-1fbb42e4b3a3)
+    )
+    (fp_text user "${REFERENCE}" (at 1.25 0 90) (layer "F.Fab")
+      (effects (font (size 0.6 0.6) (thickness 0.09)))
+      (tstamp 19b8e498-5d0e-4185-af39-4badca486632)
+    )
+    (fp_line (start 0.621 -0.92) (end 1.879 -0.92) (layer "F.SilkS") (width 0.12) (tstamp 5e2ece88-568e-458b-b8ea-c07133f1d4d7))
+    (fp_line (start 0.621 0.92) (end 1.879 0.92) (layer "F.SilkS") (width 0.12) (tstamp e72ecbaf-f274-436e-8498-7c0370d8c755))
+    (fp_line (start 3.55 -1.05) (end -1.05 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp 854cf4b1-450e-45e1-b2c2-daad992d9bfd))
+    (fp_line (start -1.05 -1.05) (end -1.05 1.05) (layer "F.CrtYd") (width 0.05) (tstamp aa59dec6-193f-43d6-a3bc-26f86b40af91))
+    (fp_line (start 3.55 1.05) (end 3.55 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp b3b5d975-52e6-4d3d-8614-20e148fd5f81))
+    (fp_line (start -1.05 1.05) (end 3.55 1.05) (layer "F.CrtYd") (width 0.05) (tstamp ee5a509b-aea9-45a8-9432-271fceb31f27))
+    (fp_line (start 2.75 -0.8) (end -0.25 -0.8) (layer "F.Fab") (width 0.1) (tstamp 07c61673-831d-483b-b26b-6247848aef5d))
+    (fp_line (start -0.25 0.8) (end 2.75 0.8) (layer "F.Fab") (width 0.1) (tstamp 1edac835-60bc-4270-ac43-b3b888cfc25e))
+    (fp_line (start 2.75 0.8) (end 2.75 -0.8) (layer "F.Fab") (width 0.1) (tstamp 44ff8250-4314-44fe-93a1-895b162917f0))
+    (fp_line (start -0.25 -0.8) (end -0.25 0.8) (layer "F.Fab") (width 0.1) (tstamp ca5c034e-b7ca-48af-8aa9-33bcf68a1c75))
+    (pad "1" thru_hole circle (at 0 0 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 1 "Net-(C1-Pad1)") (pintype "passive") (tstamp 5964a391-922f-4450-ab49-1332821c5fac))
+    (pad "2" thru_hole circle (at 2.5 0 90) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 2 "GND") (pintype "passive") (tstamp 4b530baa-390d-495f-bba2-ace611285a6c))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/C_Disc_D3.0mm_W1.6mm_P2.50mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical" (layer "F.Cu")
+    (tedit 5EA53D3B) (tstamp 765f88e2-9221-4279-9adb-a8c1e33eaf45)
+    (at 96 77 90)
+    (descr "Molex KK-254 Interconnect System, old/engineering part number: AE-6410-02A example for new part number: 22-27-2021, 2 Pins (http://www.molex.com/pdm_docs/sd/022272021_sd.pdf), generated with kicad-footprint-generator")
+    (tags "connector Molex KK-254 vertical")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Rectangular PCB")
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/c00eaf45-c1bf-4fcf-9758-e056d0bcad77")
+    (attr through_hole)
+    (fp_text reference "J1" (at 1.27 -4.12 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 369fe5a5-80ed-4666-8851-628dc866367c)
+    )
+    (fp_text value "In" (at 1.27 4.08 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 419bd830-2094-4a1d-a157-ca846131a85a)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 -2.22 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 585c473b-2c2e-4069-ad4f-5e7a3a9533c7)
+    )
+    (fp_line (start 0.8 -2.43) (end 0.8 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 03b2c50b-4587-427d-823c-66dd59a4998a))
+    (fp_line (start 3.92 -3.03) (end -1.38 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 0ba7f1a4-e81b-4204-a2c1-8fe18263fe33))
+    (fp_line (start 2.29 1.46) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp 11441018-0b85-4a0a-b8f5-1e4680b2e76c))
+    (fp_line (start 1.74 -3.03) (end 1.74 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 1a9a1135-815f-479b-a062-a15198173e77))
+    (fp_line (start 0 2.99) (end 0 1.99) (layer "F.SilkS") (width 0.12) (tstamp 2640073f-096f-4560-a244-23a6d6d01fc4))
+    (fp_line (start 2.29 2.99) (end 2.29 1.99) (layer "F.SilkS") (width 0.12) (tstamp 3199a94f-c425-4237-8048-9b4939015bbf))
+    (fp_line (start 3.92 2.99) (end 3.92 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 3e139896-9f62-4f03-afb9-9a25ca972489))
+    (fp_line (start 1.74 -2.43) (end 3.34 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 59991c57-c699-422c-af72-d4455bc0ed97))
+    (fp_line (start 0.25 1.46) (end 2.29 1.46) (layer "F.SilkS") (width 0.12) (tstamp 5b64d5a7-6395-40e9-8d6f-61e419a6b5ee))
+    (fp_line (start -0.8 -2.43) (end 0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 773ed370-ffa6-4d1e-abe3-ce7a4de62d50))
+    (fp_line (start 3.34 -2.43) (end 3.34 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 893441ca-ddad-4a92-898d-8339b8374b70))
+    (fp_line (start -1.38 -3.03) (end -1.38 2.99) (layer "F.SilkS") (width 0.12) (tstamp 98b90646-16c0-40ef-900f-08ef6eddff07))
+    (fp_line (start -1.38 2.99) (end 3.92 2.99) (layer "F.SilkS") (width 0.12) (tstamp b02dd231-7812-4695-b5dd-6ccfd8cb6136))
+    (fp_line (start 0 1.99) (end 0.25 1.46) (layer "F.SilkS") (width 0.12) (tstamp bd6ea34a-e849-4db6-a213-5c746730001f))
+    (fp_line (start 0.25 2.99) (end 0.25 1.99) (layer "F.SilkS") (width 0.12) (tstamp c37068b5-87ee-4d97-8c78-b7cc7c255d7b))
+    (fp_line (start -1.67 -2) (end -1.67 2) (layer "F.SilkS") (width 0.12) (tstamp ed810b7e-9704-4dea-a51b-84114a32ba7e))
+    (fp_line (start 0 1.99) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp f1422576-1cd7-4452-a36c-2bcbbc13e7fc))
+    (fp_line (start -0.8 -3.03) (end -0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp f3628542-e328-44d0-9671-ad87db5bc469))
+    (fp_line (start 2.54 1.99) (end 2.54 2.99) (layer "F.SilkS") (width 0.12) (tstamp f98bffdc-bcb7-4516-aaa0-50d1305e8434))
+    (fp_line (start -1.77 -3.42) (end -1.77 3.38) (layer "F.CrtYd") (width 0.05) (tstamp 5183f7dd-bdf2-46c2-a8d3-70e6b3cdd9a7))
+    (fp_line (start -1.77 3.38) (end 4.31 3.38) (layer "F.CrtYd") (width 0.05) (tstamp 915b6630-c87d-4d52-8fd8-9604dfd32c2f))
+    (fp_line (start 4.31 3.38) (end 4.31 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp 99ef533a-3872-43ed-a171-bfc73ba567df))
+    (fp_line (start 4.31 -3.42) (end -1.77 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp efd43026-649f-4b9c-b927-37de9cdd270e))
+    (fp_line (start -1.27 2.88) (end 3.81 2.88) (layer "F.Fab") (width 0.1) (tstamp 38ac4a04-ac19-4eb0-8a1c-af95fa1afec0))
+    (fp_line (start 3.81 2.88) (end 3.81 -2.92) (layer "F.Fab") (width 0.1) (tstamp 449ba773-a017-4509-8e15-48a80c141315))
+    (fp_line (start 3.81 -2.92) (end -1.27 -2.92) (layer "F.Fab") (width 0.1) (tstamp 5d65aab4-09f9-448f-8648-2d28191a5f61))
+    (fp_line (start -1.27 -2.92) (end -1.27 2.88) (layer "F.Fab") (width 0.1) (tstamp c9a602ea-e148-4ace-83a7-f619846c0ba4))
+    (fp_line (start -1.27 -0.5) (end -0.562893 0) (layer "F.Fab") (width 0.1) (tstamp d3406c10-29ee-4e2d-8a74-a2701dbeff69))
+    (fp_line (start -0.562893 0) (end -1.27 0.5) (layer "F.Fab") (width 0.1) (tstamp e6ac6504-0a44-49b4-923b-5b563d70a982))
+    (pad "1" thru_hole roundrect (at 0 0 90) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask) (roundrect_rratio 0.143678)
+      (net 2 "GND") (pinfunction "Pin_1") (pintype "passive") (tstamp ef5447f3-ea75-481c-bfb2-14230a7e69f3))
+    (pad "2" thru_hole oval (at 2.54 0 90) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask)
+      (net 1 "Net-(C1-Pad1)") (pinfunction "Pin_2") (pintype "passive") (tstamp 629f23d7-4a2f-4aa4-91c4-83bee755387a))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_Molex.3dshapes/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical" (layer "F.Cu")
+    (tedit 5EA53D3B) (tstamp c5d62daa-1d12-476a-a0af-75d2259e9021)
+    (at 121 75 -90)
+    (descr "Molex KK-254 Interconnect System, old/engineering part number: AE-6410-02A example for new part number: 22-27-2021, 2 Pins (http://www.molex.com/pdm_docs/sd/022272021_sd.pdf), generated with kicad-footprint-generator")
+    (tags "connector Molex KK-254 vertical")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Rectangular PCB")
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/1a0b04d9-cdf4-4256-b39a-932f9cef60f9")
+    (attr through_hole)
+    (fp_text reference "J2" (at 1.27 -4.12 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 52da7d98-bd6e-49f1-9e88-a9232fadd658)
+    )
+    (fp_text value "Out" (at 1.27 4.08 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 74ea6877-6d94-497c-87cd-775580ade2e9)
+    )
+    (fp_text user "${REFERENCE}" (at 1.27 -2.22 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 60c41d8f-7c0e-4c90-a416-8dc05de6c4e4)
+    )
+    (fp_line (start 0.25 2.99) (end 0.25 1.99) (layer "F.SilkS") (width 0.12) (tstamp 0f54df95-66b9-4ab1-8217-548cb250bfde))
+    (fp_line (start 2.54 1.99) (end 2.54 2.99) (layer "F.SilkS") (width 0.12) (tstamp 153e5de4-68c4-442d-8dd7-0303d93239aa))
+    (fp_line (start 0.8 -2.43) (end 0.8 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 15853617-a054-46ba-968a-220ce947c78e))
+    (fp_line (start 3.34 -2.43) (end 3.34 -3.03) (layer "F.SilkS") (width 0.12) (tstamp 28837c69-511c-4905-8e35-bf45480d1e0c))
+    (fp_line (start -1.38 2.99) (end 3.92 2.99) (layer "F.SilkS") (width 0.12) (tstamp 465b1804-a776-4901-bf4d-5f0b995530c6))
+    (fp_line (start 1.74 -2.43) (end 3.34 -2.43) (layer "F.SilkS") (width 0.12) (tstamp 482edf92-fd8d-4e97-a3ac-9a4511280f0c))
+    (fp_line (start -1.67 -2) (end -1.67 2) (layer "F.SilkS") (width 0.12) (tstamp 55442735-18e5-4b64-9fa6-4c6888bd5e36))
+    (fp_line (start 2.29 2.99) (end 2.29 1.99) (layer "F.SilkS") (width 0.12) (tstamp 5f87f70a-d3a6-4252-9d7c-599c17a7082b))
+    (fp_line (start 2.29 1.46) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp 6b9da7af-f3af-40ab-b5db-ede099d88c87))
+    (fp_line (start 0 1.99) (end 0.25 1.46) (layer "F.SilkS") (width 0.12) (tstamp 8ddc6c2a-f0ea-434a-9936-3e33f852b1b0))
+    (fp_line (start 0 2.99) (end 0 1.99) (layer "F.SilkS") (width 0.12) (tstamp 97bc9146-8384-42e6-860b-9e26c847f5a1))
+    (fp_line (start 0 1.99) (end 2.54 1.99) (layer "F.SilkS") (width 0.12) (tstamp 97dbd656-533d-4304-9c53-b7e7dbaf4f65))
+    (fp_line (start 3.92 -3.03) (end -1.38 -3.03) (layer "F.SilkS") (width 0.12) (tstamp a5b1834f-93c3-4ed3-bddf-de3f5898c645))
+    (fp_line (start 0.25 1.46) (end 2.29 1.46) (layer "F.SilkS") (width 0.12) (tstamp af523ed7-0a17-4527-a4c7-0bf7cebbebd1))
+    (fp_line (start -0.8 -3.03) (end -0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp c4a7ff55-45b3-4c06-884c-e9a276f0dc21))
+    (fp_line (start -0.8 -2.43) (end 0.8 -2.43) (layer "F.SilkS") (width 0.12) (tstamp ce831e63-1c43-42ca-9310-693bcaa4b7dd))
+    (fp_line (start -1.38 -3.03) (end -1.38 2.99) (layer "F.SilkS") (width 0.12) (tstamp d2a174f8-1e84-451a-b002-41ea0a981c09))
+    (fp_line (start 3.92 2.99) (end 3.92 -3.03) (layer "F.SilkS") (width 0.12) (tstamp d3d6100b-00d2-4e0f-abb1-cd1985b1c5a0))
+    (fp_line (start 1.74 -3.03) (end 1.74 -2.43) (layer "F.SilkS") (width 0.12) (tstamp f3534492-4903-4cf3-80c4-1a48570c6522))
+    (fp_line (start -1.77 3.38) (end 4.31 3.38) (layer "F.CrtYd") (width 0.05) (tstamp 0403ff10-5feb-4c9a-aaee-5e25ab331d06))
+    (fp_line (start 4.31 3.38) (end 4.31 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp 54428092-56e2-4b01-926d-a185cdbfc805))
+    (fp_line (start -1.77 -3.42) (end -1.77 3.38) (layer "F.CrtYd") (width 0.05) (tstamp 7dac2776-4934-408f-a4ea-e959502716b0))
+    (fp_line (start 4.31 -3.42) (end -1.77 -3.42) (layer "F.CrtYd") (width 0.05) (tstamp bee7296f-4e3f-4bd0-8c87-c65a7108f4ff))
+    (fp_line (start 3.81 2.88) (end 3.81 -2.92) (layer "F.Fab") (width 0.1) (tstamp 05e34374-ee99-4321-b4bb-c067d042ce23))
+    (fp_line (start -0.562893 0) (end -1.27 0.5) (layer "F.Fab") (width 0.1) (tstamp 0c007eb5-a8f8-463e-b463-2cb5ec34c39a))
+    (fp_line (start 3.81 -2.92) (end -1.27 -2.92) (layer "F.Fab") (width 0.1) (tstamp 58c0941a-de12-48b5-82db-1812584eb921))
+    (fp_line (start -1.27 2.88) (end 3.81 2.88) (layer "F.Fab") (width 0.1) (tstamp 69b6fb7c-59f0-4c1e-806c-5db257536a17))
+    (fp_line (start -1.27 -0.5) (end -0.562893 0) (layer "F.Fab") (width 0.1) (tstamp 9c671494-55c6-482d-bf48-bd2a49fdffe4))
+    (fp_line (start -1.27 -2.92) (end -1.27 2.88) (layer "F.Fab") (width 0.1) (tstamp a20c2208-5d1e-4a91-bd7a-8a1b28613d25))
+    (pad "1" thru_hole roundrect (at 0 0 270) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask) (roundrect_rratio 0.143678)
+      (net 3 "Net-(C2-Pad1)") (pinfunction "Pin_1") (pintype "passive") (tstamp c5da4566-0495-4b35-8b20-376a196c2b0b))
+    (pad "2" thru_hole oval (at 2.54 0 270) (size 1.74 2.19) (drill 1.19) (layers *.Cu *.Mask)
+      (net 2 "GND") (pinfunction "Pin_2") (pintype "passive") (tstamp 7395030b-ef32-4b91-8ce8-82b0e2c1e089))
+    (model "${KICAD6_3DMODEL_DIR}/Connector_Molex.3dshapes/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm" (layer "F.Cu")
+    (tedit 5AE50EF0) (tstamp ec5754c9-7c4d-41c1-91e6-ccfe035e3755)
+    (at 103 72 -90)
+    (descr "C, Disc series, Radial, pin pitch=2.50mm, , diameter*width=3.0*1.6mm^2, Capacitor, http://www.vishay.com/docs/45233/krseries.pdf")
+    (tags "C Disc series Radial pin pitch 2.50mm  diameter 3.0mm width 1.6mm Capacitor")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Rectangular PCB")
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/121f51f7-01c0-4925-9aad-c45a8d3be012")
+    (attr through_hole)
+    (fp_text reference "C2" (at 1.25 -2.05 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 91e67699-8aac-48b7-872a-1e94332e143d)
+    )
+    (fp_text value "100nF" (at 1.25 2.05 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 9fa42677-7ea1-480b-aa90-f1ad247d14e8)
+    )
+    (fp_text user "${REFERENCE}" (at 1.25 0 90) (layer "F.Fab")
+      (effects (font (size 0.6 0.6) (thickness 0.09)))
+      (tstamp 08b2da83-fea3-45a4-a42e-ac94e8f74846)
+    )
+    (fp_line (start 0.621 0.92) (end 1.879 0.92) (layer "F.SilkS") (width 0.12) (tstamp 52e0075a-e6d7-4ed5-a59f-6eb8cb01f259))
+    (fp_line (start 0.621 -0.92) (end 1.879 -0.92) (layer "F.SilkS") (width 0.12) (tstamp a26b42c2-05e7-4d06-8117-583ec7b95499))
+    (fp_line (start 3.55 -1.05) (end -1.05 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp 02c95094-6885-4a9e-b407-b86150ed7e6c))
+    (fp_line (start -1.05 -1.05) (end -1.05 1.05) (layer "F.CrtYd") (width 0.05) (tstamp 04cb84f5-3a63-4423-a08e-b95c74eb3b1f))
+    (fp_line (start -1.05 1.05) (end 3.55 1.05) (layer "F.CrtYd") (width 0.05) (tstamp 2ba6d4a2-952f-4fae-b7a0-5c5dc0cacf14))
+    (fp_line (start 3.55 1.05) (end 3.55 -1.05) (layer "F.CrtYd") (width 0.05) (tstamp 81b2763e-6ea0-4486-9764-f501155f2028))
+    (fp_line (start -0.25 -0.8) (end -0.25 0.8) (layer "F.Fab") (width 0.1) (tstamp 5742d35b-37a1-4086-a71f-470af97fe952))
+    (fp_line (start -0.25 0.8) (end 2.75 0.8) (layer "F.Fab") (width 0.1) (tstamp 935e7ceb-6af4-44a3-a233-3ac43ebde1af))
+    (fp_line (start 2.75 -0.8) (end -0.25 -0.8) (layer "F.Fab") (width 0.1) (tstamp aecdb3aa-7aca-41bc-a341-5bf55f707c69))
+    (fp_line (start 2.75 0.8) (end 2.75 -0.8) (layer "F.Fab") (width 0.1) (tstamp e8a52d9f-2b4c-43da-9469-59fb3e8eaa05))
+    (pad "1" thru_hole circle (at 0 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 3 "Net-(C2-Pad1)") (pintype "passive") (tstamp aa7a3ce3-726c-4230-9fe5-5448984ac7ab))
+    (pad "2" thru_hole circle (at 2.5 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 2 "GND") (pintype "passive") (tstamp c95b9382-9c81-4675-a4fd-7527fecad7bb))
+    (model "${KICAD6_3DMODEL_DIR}/Capacitor_THT.3dshapes/C_Disc_D3.0mm_W1.6mm_P2.50mm.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (footprint "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal" (layer "F.Cu")
+    (tedit 5AE5139B) (tstamp f728367f-d1db-4f86-af45-3bc3b2ae3a0d)
+    (at 108 72.19 -90)
+    (descr "Resistor, Axial_DIN0207 series, Axial, Horizontal, pin pitch=7.62mm, 0.25W = 1/4W, length*diameter=6.3*2.5mm^2, http://cdn-reichelt.de/documents/datenblatt/B400/1_4W%23YAG.pdf")
+    (tags "Resistor Axial_DIN0207 series Axial Horizontal pin pitch 7.62mm 0.25W = 1/4W length 6.3mm diameter 2.5mm")
+    (property "Sheetfile" "Archivo: ../Circuit/1_SCH_2_diff_PCBs.kicad_sch")
+    (property "Sheetname" "Rectangular PCB")
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/5ff51348-3b0c-4051-ac3f-8bbe52a23b46")
+    (attr through_hole)
+    (fp_text reference "R1" (at 3.81 -2.37 90) (layer "F.SilkS")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp b37f84d7-6c8e-45d8-bff1-946d7e5214b9)
+    )
+    (fp_text value "1k" (at 3.81 2.37 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp 6a502f24-5e5d-4b4f-b3a2-aceb9f9df836)
+    )
+    (fp_text user "${REFERENCE}" (at 3.81 0 90) (layer "F.Fab")
+      (effects (font (size 1 1) (thickness 0.15)))
+      (tstamp a6cbac0b-4533-4500-85ec-ae558c5366d3)
+    )
+    (fp_line (start 0.54 -1.37) (end 7.08 -1.37) (layer "F.SilkS") (width 0.12) (tstamp 36d19a18-a019-4448-8e9c-9167af791abd))
+    (fp_line (start 0.54 1.37) (end 7.08 1.37) (layer "F.SilkS") (width 0.12) (tstamp 71800483-b3c2-4cd3-954f-8a3045c395d2))
+    (fp_line (start 7.08 -1.37) (end 7.08 -1.04) (layer "F.SilkS") (width 0.12) (tstamp 83077f1e-8491-4c4f-abb4-72742728df54))
+    (fp_line (start 7.08 1.37) (end 7.08 1.04) (layer "F.SilkS") (width 0.12) (tstamp aaf1b9db-e6dd-4034-9028-2f2a305599bc))
+    (fp_line (start 0.54 -1.04) (end 0.54 -1.37) (layer "F.SilkS") (width 0.12) (tstamp b0166c5f-0d97-4dfe-b3a5-52b0ac042004))
+    (fp_line (start 0.54 1.04) (end 0.54 1.37) (layer "F.SilkS") (width 0.12) (tstamp fd6fd013-462b-4729-84ba-b9287fd06e54))
+    (fp_line (start 8.67 1.5) (end 8.67 -1.5) (layer "F.CrtYd") (width 0.05) (tstamp c5f43f8f-2f77-4db0-bf7c-19dd9b415422))
+    (fp_line (start -1.05 1.5) (end 8.67 1.5) (layer "F.CrtYd") (width 0.05) (tstamp cfe5f03d-ad17-45b7-a291-e4a7b300220a))
+    (fp_line (start -1.05 -1.5) (end -1.05 1.5) (layer "F.CrtYd") (width 0.05) (tstamp db7202ba-8089-4c93-802a-f3c559a29e38))
+    (fp_line (start 8.67 -1.5) (end -1.05 -1.5) (layer "F.CrtYd") (width 0.05) (tstamp e2e25113-d526-4fa3-ab69-f059c3fd688e))
+    (fp_line (start 0.66 -1.25) (end 0.66 1.25) (layer "F.Fab") (width 0.1) (tstamp 5cecc5f1-0f10-400c-8369-80c905f6372f))
+    (fp_line (start 7.62 0) (end 6.96 0) (layer "F.Fab") (width 0.1) (tstamp 7b378867-2328-4453-940f-c16f050b2f3d))
+    (fp_line (start 0 0) (end 0.66 0) (layer "F.Fab") (width 0.1) (tstamp 88ede3ad-82c5-45ea-a847-a9cca9b593b4))
+    (fp_line (start 6.96 -1.25) (end 0.66 -1.25) (layer "F.Fab") (width 0.1) (tstamp a1d0722a-c2b2-4dae-9b3d-0c27ea6af527))
+    (fp_line (start 6.96 1.25) (end 6.96 -1.25) (layer "F.Fab") (width 0.1) (tstamp c57cb1c8-a50d-4c62-a67f-294dc04b4b27))
+    (fp_line (start 0.66 1.25) (end 6.96 1.25) (layer "F.Fab") (width 0.1) (tstamp f9afe1a9-3470-447a-864b-43c4a60bc3d6))
+    (pad "1" thru_hole circle (at 0 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 3 "Net-(C2-Pad1)") (pintype "passive") (tstamp 7113b6a2-6e2f-4aff-8dcb-a918da60d100))
+    (pad "2" thru_hole oval (at 7.62 0 270) (size 1.6 1.6) (drill 0.8) (layers *.Cu *.Mask)
+      (net 1 "Net-(C1-Pad1)") (pintype "passive") (tstamp ed50c35f-ece0-4c86-a4e1-7b16b3100d46))
+    (model "${KICAD6_3DMODEL_DIR}/Resistor_THT.3dshapes/R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal.wrl"
+      (offset (xyz 0 0 0))
+      (scale (xyz 1 1 1))
+      (rotate (xyz 0 0 0))
+    )
+  )
+
+  (gr_rect (start 90 70) (end 127 82) (layer "Edge.Cuts") (width 0.1) (fill none) (tstamp ec14ee5a-801c-4365-a5d0-240d306c7603))
+
+  (segment (start 96 74.46) (end 94.58 75.88) (width 1) (layer "B.Cu") (net 1) (tstamp 01743757-5c41-4baf-a345-c7bdc7f731f6))
+  (segment (start 94.58 78.58) (end 95.81 79.81) (width 1) (layer "B.Cu") (net 1) (tstamp 9af469f9-0452-4755-bd29-34123bb2ee27))
+  (segment (start 108 79.81) (end 112.81 79.81) (width 1) (layer "B.Cu") (net 1) (tstamp 9caa0b96-8dfa-4c2a-8304-e998fd63a128))
+  (segment (start 94.58 75.88) (end 94.58 78.58) (width 1) (layer "B.Cu") (net 1) (tstamp b6be5042-4447-4c9b-80b1-240574cb0955))
+  (segment (start 112.81 79.81) (end 113 80) (width 0.25) (layer "B.Cu") (net 1) (tstamp ddb1e783-67ef-44d4-bf58-4e5d55c79923))
+  (segment (start 95.81 79.81) (end 108 79.81) (width 1) (layer "B.Cu") (net 1) (tstamp ff2893c5-7e63-4c60-9851-199d2c7c5ca2))
+  (segment (start 110 74.5) (end 113 77.5) (width 1) (layer "B.Cu") (net 2) (tstamp 75063c2c-e531-404a-bc31-23a74138de09))
+  (segment (start 100.5 77) (end 103 74.5) (width 1) (layer "B.Cu") (net 2) (tstamp 91f0706e-ee29-4fba-8648-26333e449672))
+  (segment (start 103 74.5) (end 110 74.5) (width 1) (layer "B.Cu") (net 2) (tstamp c1445ad8-2505-4469-b4f6-e8e54a058685))
+  (segment (start 113 77.5) (end 120.96 77.5) (width 1) (layer "B.Cu") (net 2) (tstamp d2e305f2-a168-4a93-b266-e256385a831d))
+  (segment (start 120.96 77.5) (end 121 77.54) (width 0.25) (layer "B.Cu") (net 2) (tstamp e7cdf359-c91d-4419-98a6-4e34872b550c))
+  (segment (start 96 77) (end 100.5 77) (width 1) (layer "B.Cu") (net 2) (tstamp e7e28fe2-ae42-48f2-9a95-e90c06575187))
+  (segment (start 103 72) (end 107.81 72) (width 1) (layer "B.Cu") (net 3) (tstamp 35f76f3a-96c6-44d9-a166-031d75cad7ea))
+  (segment (start 108 72.19) (end 118.19 72.19) (width 1) (layer "B.Cu") (net 3) (tstamp 40bff48e-b9a3-40f8-8893-e772009fbd60))
+  (segment (start 118.19 72.19) (end 121 75) (width 1) (layer "B.Cu") (net 3) (tstamp c3023bf0-4124-49c5-aba6-17451a9d5538))
+  (segment (start 107.81 72) (end 108 72.19) (width 0.25) (layer "B.Cu") (net 3) (tstamp c9c50760-e71f-4863-ae39-e2dfacebb335))
+
+)
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pro b/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pro
new file mode 100644
index 00000000..f5d58a34
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_pro
@@ -0,0 +1,424 @@
+{
+  "board": {
+    "design_settings": {
+      "defaults": {
+        "board_outline_line_width": 0.09999999999999999,
+        "copper_line_width": 0.19999999999999998,
+        "copper_text_italic": false,
+        "copper_text_size_h": 1.5,
+        "copper_text_size_v": 1.5,
+        "copper_text_thickness": 0.3,
+        "copper_text_upright": false,
+        "courtyard_line_width": 0.049999999999999996,
+        "dimension_precision": 4,
+        "dimension_units": 3,
+        "dimensions": {
+          "arrow_length": 1270000,
+          "extension_offset": 500000,
+          "keep_text_aligned": true,
+          "suppress_zeroes": false,
+          "text_position": 0,
+          "units_format": 1
+        },
+        "fab_line_width": 0.09999999999999999,
+        "fab_text_italic": false,
+        "fab_text_size_h": 1.0,
+        "fab_text_size_v": 1.0,
+        "fab_text_thickness": 0.15,
+        "fab_text_upright": false,
+        "other_line_width": 0.15,
+        "other_text_italic": false,
+        "other_text_size_h": 1.0,
+        "other_text_size_v": 1.0,
+        "other_text_thickness": 0.15,
+        "other_text_upright": false,
+        "pads": {
+          "drill": 0.762,
+          "height": 1.524,
+          "width": 1.524
+        },
+        "silk_line_width": 0.15,
+        "silk_text_italic": false,
+        "silk_text_size_h": 1.0,
+        "silk_text_size_v": 1.0,
+        "silk_text_thickness": 0.15,
+        "silk_text_upright": false,
+        "zones": {
+          "45_degree_only": false,
+          "min_clearance": 0.508
+        }
+      },
+      "diff_pair_dimensions": [],
+      "drc_exclusions": [],
+      "meta": {
+        "version": 2
+      },
+      "rule_severities": {
+        "annular_width": "error",
+        "clearance": "error",
+        "copper_edge_clearance": "error",
+        "courtyards_overlap": "error",
+        "diff_pair_gap_out_of_range": "error",
+        "diff_pair_uncoupled_length_too_long": "error",
+        "drill_out_of_range": "error",
+        "duplicate_footprints": "warning",
+        "extra_footprint": "warning",
+        "footprint_type_mismatch": "error",
+        "hole_clearance": "error",
+        "hole_near_hole": "error",
+        "invalid_outline": "error",
+        "item_on_disabled_layer": "error",
+        "items_not_allowed": "error",
+        "length_out_of_range": "error",
+        "malformed_courtyard": "error",
+        "microvia_drill_out_of_range": "error",
+        "missing_courtyard": "ignore",
+        "missing_footprint": "warning",
+        "net_conflict": "warning",
+        "npth_inside_courtyard": "ignore",
+        "padstack": "error",
+        "pth_inside_courtyard": "ignore",
+        "shorting_items": "error",
+        "silk_over_copper": "warning",
+        "silk_overlap": "warning",
+        "skew_out_of_range": "error",
+        "through_hole_pad_without_hole": "error",
+        "too_many_vias": "error",
+        "track_dangling": "warning",
+        "track_width": "error",
+        "tracks_crossing": "error",
+        "unconnected_items": "error",
+        "unresolved_variable": "error",
+        "via_dangling": "warning",
+        "zone_has_empty_net": "error",
+        "zones_intersect": "error"
+      },
+      "rules": {
+        "allow_blind_buried_vias": false,
+        "allow_microvias": false,
+        "max_error": 0.005,
+        "min_clearance": 0.0,
+        "min_copper_edge_clearance": 0.0,
+        "min_hole_clearance": 0.25,
+        "min_hole_to_hole": 0.25,
+        "min_microvia_diameter": 0.19999999999999998,
+        "min_microvia_drill": 0.09999999999999999,
+        "min_silk_clearance": 0.0,
+        "min_through_hole_diameter": 0.3,
+        "min_track_width": 0.19999999999999998,
+        "min_via_annular_width": 0.049999999999999996,
+        "min_via_diameter": 0.39999999999999997,
+        "solder_mask_clearance": 0.0,
+        "solder_mask_min_width": 0.0,
+        "use_height_for_length_calcs": true
+      },
+      "track_widths": [],
+      "via_dimensions": [],
+      "zones_allow_external_fillets": false,
+      "zones_use_no_outline": true
+    },
+    "layer_presets": []
+  },
+  "boards": [],
+  "cvpcb": {
+    "equivalence_files": []
+  },
+  "erc": {
+    "erc_exclusions": [],
+    "meta": {
+      "version": 0
+    },
+    "pin_map": [
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        1,
+        0,
+        1,
+        2
+      ],
+      [
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        1,
+        1,
+        2,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        1,
+        1,
+        1,
+        1,
+        1,
+        0,
+        1,
+        1,
+        1,
+        1,
+        1,
+        2
+      ],
+      [
+        0,
+        0,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        0,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        2,
+        0,
+        0,
+        1,
+        0,
+        2,
+        2,
+        2,
+        2
+      ],
+      [
+        0,
+        2,
+        0,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        0,
+        2,
+        1,
+        1,
+        0,
+        0,
+        1,
+        0,
+        2,
+        0,
+        0,
+        2
+      ],
+      [
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2,
+        2
+      ]
+    ],
+    "rule_severities": {
+      "bus_definition_conflict": "error",
+      "bus_entry_needed": "error",
+      "bus_label_syntax": "error",
+      "bus_to_bus_conflict": "error",
+      "bus_to_net_conflict": "error",
+      "different_unit_footprint": "error",
+      "different_unit_net": "error",
+      "duplicate_reference": "error",
+      "duplicate_sheet_names": "error",
+      "extra_units": "error",
+      "global_label_dangling": "warning",
+      "hier_label_mismatch": "error",
+      "label_dangling": "error",
+      "lib_symbol_issues": "warning",
+      "multiple_net_names": "warning",
+      "net_not_bus_member": "warning",
+      "no_connect_connected": "warning",
+      "no_connect_dangling": "warning",
+      "pin_not_connected": "error",
+      "pin_not_driven": "error",
+      "pin_to_pin": "warning",
+      "power_pin_not_driven": "error",
+      "similar_labels": "warning",
+      "unannotated": "error",
+      "unit_value_mismatch": "error",
+      "unresolved_variable": "error",
+      "wire_dangling": "error"
+    }
+  },
+  "libraries": {
+    "pinned_footprint_libs": [],
+    "pinned_symbol_libs": []
+  },
+  "meta": {
+    "filename": "PCB_2.kicad_pro",
+    "version": 1
+  },
+  "net_settings": {
+    "classes": [
+      {
+        "bus_width": 12.0,
+        "clearance": 0.2,
+        "diff_pair_gap": 0.25,
+        "diff_pair_via_gap": 0.25,
+        "diff_pair_width": 0.2,
+        "line_style": 0,
+        "microvia_diameter": 0.3,
+        "microvia_drill": 0.1,
+        "name": "Default",
+        "pcb_color": "rgba(0, 0, 0, 0.000)",
+        "schematic_color": "rgba(0, 0, 0, 0.000)",
+        "track_width": 0.25,
+        "via_diameter": 0.8,
+        "via_drill": 0.4,
+        "wire_width": 6.0
+      }
+    ],
+    "meta": {
+      "version": 2
+    },
+    "net_colors": null
+  },
+  "pcbnew": {
+    "last_paths": {
+      "gencad": "",
+      "idf": "",
+      "netlist": "",
+      "specctra_dsn": "",
+      "step": "",
+      "vrml": ""
+    },
+    "page_layout_descr_file": ""
+  },
+  "schematic": {
+    "annotate_start_num": 0,
+    "drawing": {
+      "default_line_thickness": 6.0,
+      "default_text_size": 50.0,
+      "field_names": [],
+      "intersheets_ref_own_page": false,
+      "intersheets_ref_prefix": "",
+      "intersheets_ref_short": false,
+      "intersheets_ref_show": false,
+      "intersheets_ref_suffix": "",
+      "junction_size_choice": 3,
+      "label_size_ratio": 0.375,
+      "pin_symbol_size": 25.0,
+      "text_offset_ratio": 0.15
+    },
+    "legacy_lib_dir": "",
+    "legacy_lib_list": [],
+    "meta": {
+      "version": 1
+    },
+    "net_format_name": "",
+    "ngspice": {
+      "fix_include_paths": true,
+      "fix_passive_vals": false,
+      "meta": {
+        "version": 0
+      },
+      "model_mode": 0,
+      "workbook_filename": ""
+    },
+    "page_layout_descr_file": "",
+    "plot_directory": "",
+    "spice_adjust_passive_values": false,
+    "spice_external_command": "spice \"%I\"",
+    "subpart_first_id": 65,
+    "subpart_id_separator": 0
+  },
+  "sheets": [
+    [
+      "9604d051-33ee-4330-9ef5-49be74c908a5",
+      ""
+    ],
+    [
+      "7492e407-3dca-4dd2-a436-008a743b6181",
+      "Rectangular PCB"
+    ]
+  ],
+  "text_variables": {}
+}
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_sch b/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_sch
new file mode 100644
index 00000000..f2bb3f25
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_2/PCB_2.kicad_sch
@@ -0,0 +1,61 @@
+(kicad_sch (version 20211123) (generator eeschema)
+
+  (uuid 9604d051-33ee-4330-9ef5-49be74c908a5)
+
+  (paper "A4")
+
+  (title_block
+    (title "Rectangular PCB (PCB_2)")
+  )
+
+  (lib_symbols
+  )
+
+
+  (sheet (at 101.6 76.2) (size 50.8 25.4) (fields_autoplaced)
+    (stroke (width 0.1524) (type solid) (color 0 0 0 0))
+    (fill (color 0 0 0 0.0000))
+    (uuid 7492e407-3dca-4dd2-a436-008a743b6181)
+    (property "Sheet name" "Rectangular PCB" (id 0) (at 101.6 75.4884 0)
+      (effects (font (size 1.27 1.27)) (justify left bottom))
+    )
+    (property "Sheet file" "../Circuit/1_SCH_2_diff_PCBs.kicad_sch" (id 1) (at 101.6 102.1846 0)
+      (effects (font (size 1.27 1.27)) (justify left top))
+    )
+  )
+
+  (sheet_instances
+    (path "/" (page "1"))
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181" (page "2"))
+  )
+
+  (symbol_instances
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/d729b803-55e4-4d07-9398-bb2943f6ed7b"
+      (reference "#PWR01") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/38b32190-5359-4ce2-9950-8af56ad6c6ea"
+      (reference "#PWR02") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/8cfa7254-10d0-4510-984f-28b81c11a5ed"
+      (reference "#PWR03") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/66445919-08d5-40d2-8693-b124d7b00e4d"
+      (reference "#PWR04") (unit 1) (value "GND") (footprint "")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/e5e3dd91-4c50-4c56-a840-8fe41b627763"
+      (reference "C1") (unit 1) (value "100nF") (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/121f51f7-01c0-4925-9aad-c45a8d3be012"
+      (reference "C2") (unit 1) (value "100nF") (footprint "Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/c00eaf45-c1bf-4fcf-9758-e056d0bcad77"
+      (reference "J1") (unit 1) (value "In") (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/1a0b04d9-cdf4-4256-b39a-932f9cef60f9"
+      (reference "J2") (unit 1) (value "Out") (footprint "Connector_Molex:Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical")
+    )
+    (path "/7492e407-3dca-4dd2-a436-008a743b6181/5ff51348-3b0c-4051-ac3f-8bbe52a23b46"
+      (reference "R1") (unit 1) (value "1k") (footprint "Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal")
+    )
+  )
+)
diff --git a/docs/1_SCH_2_diff_PCBs/PCB_2/simple.kibot.yaml b/docs/1_SCH_2_diff_PCBs/PCB_2/simple.kibot.yaml
new file mode 100644
index 00000000..fcebf8d9
--- /dev/null
+++ b/docs/1_SCH_2_diff_PCBs/PCB_2/simple.kibot.yaml
@@ -0,0 +1,75 @@
+# Example KiBot config file
+kibot:
+  version: 1
+
+outputs:
+  - name: "base"
+    dir: Generated
+    type: render_3d
+    run_by_default: false
+    options:
+      ray_tracing: true
+      width: 2000
+      height: 1000
+
+  - name: "top"
+    comment: "Top view"
+    dir: Generated
+    type: render_3d
+    extends: "base"
+    options:
+      rotate_x: 3
+      rotate_z: -2
+
+  - name: "bottom"
+    comment: "Bottom view"
+    dir: Generated
+    type: render_3d
+    extends: "top"
+    options:
+      width: 1920
+      view: "bottom"
+
+  - name: 'print_sch'
+    comment: "Print schematic (PDF)"
+    dir: Generated
+    type: pdf_sch_print
+    options:
+      output: Schematic.pdf
+
+  - name: 'print_top_bot'
+    comment: "Print Top and Bottom layers"
+    type: pcb_print
+    dir: Generated
+    options:
+      format: 'PDF'
+      pages:
+        - scaling: 2.0
+          sheet: Front
+          layers:
+            - layer: Edge.Cuts
+            - layer: F.Cu
+            - layer: F.Mask
+              color: '#14332440'
+            - layer: F.Paste
+            - layer: F.SilkS
+            - layer: F.Fab
+              plot_footprint_refs: false
+              plot_footprint_values: false
+            - layer: Dwgs.User
+        - mirror: true
+          scaling: 2.0
+          layers:
+            - layer: B.Fab
+              color: "#000080"
+            - layer: Edge.Cuts
+              color: "#FF8000"
+            - layer: B.SilkS
+              color: "#626262"
+            - layer: B.Paste
+              color: "#FF8A8A"
+            - layer: B.Cu
+              color: "#B3FFB3"
+            - layer: B.Mask
+              color: '#14332480'
+            - layer: Dwgs.User