refactor(boards): Migrate Ferris rev02 to HWMv2.

Move Ferris rev02 to HMWv2, and remove the revision from the ID.
This commit is contained in:
Peter Johanson 2025-07-03 01:10:38 -06:00
parent 99d06081bf
commit 740acb2374
11 changed files with 51 additions and 19 deletions

View File

@ -1,8 +0,0 @@
# Ferris board configuration
# Copyright (c) 2020 The ZMK Contributors
# SPDX-License-Identifier: MIT
config BOARD_FERRIS
bool "Ferris rev 0.2"
depends on SOC_STM32F072XB

View File

@ -5,9 +5,6 @@
if BOARD_FERRIS
config BOARD
default "ferris_rev02"
config ZMK_KEYBOARD_NAME
default "Ferris rev 0.2"

View File

@ -0,0 +1,13 @@
# Ferris board configuration
# Copyright (c) 2020 The ZMK Contributors
# SPDX-License-Identifier: MIT
config BOARD_FERRIS
select SOC_STM32F072XB
imply RETAINED_MEM
imply RETENTION
imply RETENTION_BOOT_MODE
imply STM32_BOOTLOADER
imply RTC
imply BBRAM

View File

@ -3,7 +3,7 @@
## Standard Build
```
west build -p -d build/ferris --board ferris_rev02
west build -p -d build/ferris --board ferris
```
## Flashing

View File

@ -0,0 +1,5 @@
board:
name: ferris
vendor: pierrechevalier83
socs:
- name: stm32f072xb

View File

@ -106,7 +106,7 @@
clock-frequency = <I2C_BITRATE_FAST>;
right_io: mcp23017@20 {
compatible = "microchip,mcp230xx";
compatible = "microchip,mcp23017";
status = "okay";
gpio-controller;
reg = <0x20>;
@ -147,9 +147,37 @@ zephyr_udc0: &usb {
apb1-prescaler = <1>;
};
&rtc {
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x10000000>,
<&rcc STM32_SRC_LSI RTC_SEL(2)>;
status = "okay";
backup_regs {
status = "okay";
};
};
&bbram {
status = "okay";
retainedmem0: retainedmem {
compatible = "zephyr,retained-bbram";
status = "okay";
#address-cells = <1>;
#size-cells = <1>;
retention0: retention@0 {
compatible = "zephyr,retention";
status = "okay";
reg = <0x0 0x1>;
};
};
};
/ {
chosen {
zephyr,boot-mode = &retention0;
};
};
&flash0 {

View File

@ -1,4 +1,4 @@
identifier: ferris_rev02
identifier: ferris
name: Ferris 0.2
type: mcu
arch: arm

View File

@ -1,5 +1,5 @@
file_format: "1"
id: ferris_rev02
id: ferris
name: Ferris 0.2
type: board
arch: arm

View File

@ -1,8 +1,5 @@
# SPDX-License-Identifier: MIT
CONFIG_BOARD_FERRIS=y
CONFIG_SOC_SERIES_STM32F0X=y
CONFIG_SOC_STM32F072XB=y
# 48MHz system clock
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=48000000