templates
/
KiBot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

[Update XML][KiCad 7] Enabled the board parity check 

- Needs a patched KiCad, waiting for patch aproval (Bug 13921)
This commit is contained in:
Salvador E. Tropea 2023-02-16 09:16:52 -03:00
parent 4a440078ae
commit 28ef08c00a
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kibot/pre_update_xml.py
View File

@ -109,7 +109,7 @@ class Update_XML(BasePreFlight): # noqa: F821
errors.append('PCB net code {} name mismatch ({} vs {})'.format(n, net_name, sch_name))
sch_nodes = net_nodes[n]
pcb_nodes = {pad.GetParent().GetReference()+' pin '+pad.GetNumber()
for pad in con.GetNetItems(n, [pcbnew.PCB_PAD_T])}
for pad in con.GetNetItems(n, pcbnew.PCB_PAD_T)}
dif = pcb_nodes-sch_nodes
if dif:
errors.append('PCB net code {} extra connection/s: {}'.format(n, ','.join(list(dif))))
@ -118,7 +118,7 @@ class Update_XML(BasePreFlight): # noqa: F821
errors.append('PCB net code {} missing connection/s: {}'.format(n, ','.join(list(dif))))
def check_pcb_parity(self):
if GS.ki5 or GS.ki7:
if GS.ki5:
logger.error('PCB vs schematic parity only available for KiCad 6')
exit(MISSING_TOOL)
fname = GS.sch_no_ext+'.xml'

2
tests/test_plot/test_preflight.py
View File

@ -179,7 +179,7 @@ def test_update_xml_1(test_dir):
@pytest.mark.slow
@pytest.mark.eeschema
@pytest.mark.skipif(context.ki5() or context.ki7(), reason="KiCad 6 implementation")
@pytest.mark.skipif(context.ki5(), reason="KiCad 6 implementation")
def test_update_xml_2(test_dir):
prj = 'pcb_parity'
ctx = context.TestContext(test_dir, prj, 'update_xml_2', '')